7.6 SISD, MIMD, SIMD, SPMD, and Vector

Master Informatics Eng.

2016/17

A.J.Proença

Data Parallelism 1 (vector, SIMD ext.)

(most slides are borrowed)

AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

Instruction and Data Streams

		Data Streams	
		Single	Multiple
Instruction Streams	Single	SISD: Intel Pentium 4	SIMD: SSE instructions of x86
	Multiple	MISD: No examples today	MIMD: Intel Xeon e5345

- SPMD: Single Program Multiple Data
 - A parallel program on a MIMD computer
 - Conditional code for different processors



Introduction


- SIMD architectures can exploit significant datalevel parallelism for:
 - matrix-oriented <u>scientific computing</u>
 - media-oriented image and sound processing
- SIMD is more energy efficient than MIMD
 - only needs to fetch one instruction per data operation
 - makes SIMD attractive for personal mobile devices
- SIMD allows programmers to continue to think sequentially



Copyright © 2012, Elsevier Inc. All rights reserved.

SIMD Parallelism

- Vector architectures (slides 5 to 18)
- SIMD & extensions (slides 19 to 24)
- Graphics Processor Units (GPUs) (next set)
- For x86 processors:
 - Expected grow:2 more cores/chip/year
 - SIMD width: 2x every 4 years
 - Potential speedup: SIMD 2x that from MIMD!



Introduction

Vector Architectures

- Basic idea:
 - Read sets of data elements (<u>gather from</u> memory) into "vector registers"
 - Operate on those registers
 - Store/<u>scatter</u> the results back into memory
- Registers are controlled by the compiler
 - Used to hide memory latency
 - Leverage memory bandwidth



Copyright © 2012, Elsevier Inc. All rights reserved.


5

Vector Instruction Parallelism



Can overlap execution of multiple vector instructions

- Consider machine with 32 elements per vector register and 8 lanes:



Complete 24 operations/cycle while issuing 1 short instruction/cycle

8/19/2009 Parallel Architecture: 3:

VMIPS

■ Example architecture: VMIPS

■ Loosely based on Cray-1 (next slide)

Vector registers

 Each register holds a 64-element, 64 bits/element vector

 Register file has 16 read ports and 8 write ports

Vector functional units

• Fully pipelined, new op each clock-cycle

Data & control hazards are detected

Vector load-store unit


Fully pipelined

1 word/clock-cycle after initial latency

Scalar registers

32 general-purpose registers

32 floating-point registers



MC MORGAN KAUFMANN

Copyright © 2012, Elsevier Inc. All rights reserved.

7



VMIPS Instructions

- ADDVV.D: add two vectors
- ADDVS.D: add vector to a scalar
- LV/SV: vector load and vector store from address

Example: DAXPY (<u>Double-precision A x X Plus Y)</u>

```
; load scalar a
L.D
       F0,a
       V1,Rx
LV
                  ; load vector X
MULVS.D V2, V1, F0
                  ; vector-scalar multiply
LV
       V3, Ry
                 ; load vector Y
       V4, V2, V3
ADDVV
                  ; add
       Ry, V4
                  ; store the result
SV
```

 Requires the execution of 6 instructions versus almost 600 for MIPS (assuming DAXPY is operating on a vector with 64 elements)



Copyright © 2012, Elsevier Inc. All rights reserved.

9

Vector Architectures

Vector Execution Time

- Execution time depends on three factors:
 - Length of operand vectors
 - Structural hazards
 - Data dependencies
- VMIPS functional units consume one element per clock cycle
 - Execution time is approximately the vector length
- Convoy
 - Set of vector instructions that could potentially execute together in one unit of time, chime



Challenges

Start up time

- Latency of vector functional unit
- Assume the same as Cray-1
 - Floating-point add => 6 clock cycles
 - Floating-point multiply => 7 clock cycles
 - Floating-point divide => 20 clock cycles
 - Vector load => 12 clock cycles

Improvements:

- > 1 element per clock cycle (1)
- Non-64 wide vectors (2)
- IF statements in vector code (3)
- Memory system optimizations to support vector processors (4)
- Multiple dimensional matrices (5)
- Sparse matrices (6)
- Programming a vector computer (7)



Copyright © 2012, Elsevier Inc. All rights reserved.


11


Vector Architectures

Multiple Lanes (1)

- Element *n* of vector register *A* is "hardwired" to element *n* of vector register *B*
 - Allows for multiple hardware lanes







Vector Length Register (2)

- Handling vector length not known at compile time
- Use Vector Length Register (VLR)
- Use strip mining for vectors over the maximum length:

```
VL = (n % MVL); /*find odd-size piece using modulo op % */
for (j = 0; j \le (n/MVL); j=j+1) { /*outer loop*/}
  for (i = low; i < (low+VL); i=i+1) /*runs for length VL*/
   Y[i] = a * X[i] + Y[i] ; /*main operation*/
  low = low + VL; /*start of next vector*/
  VL = MVL; /*reset the length to maximum vector length*/
        Value of j
                                           (n-MVL)
        Range of i
                      (m+MVL)(m+2\times MVL)
              (m-1) (m-1)
                       (m-1)
                                            (n-1)
```



Copyright © 2012, Elsevier Inc. All rights reserved.

13

Vector Architectures

Vector Mask Registers (3)

Handling IF statements in Vector Loops:

```
for (i = 0; i < 64; i=i+1)
     if (X[i] != 0)
         X[i] = X[i] - Y[i];
```

Use vector mask register to "disable" elements:

```
; load vector X into V1
T<sub>1</sub>V
           V1, Rx
                         ;load vector Y
LV
           V2, Ry
L.D
           F0,#0
                         ; load FP zero into F0
          V1,F0
                         ; sets VM(i) to 1 if V1(i)!=F0
SNEVS.D
                        ; subtract under vector mask
SUBVV.D
          V1, V1, V2
           Rx,V1
                        ; store the result in X
SV
```

GFLOPS rate decreases!



Memory Banks (4)

- Memory system must be designed to support high bandwidth for vector loads and stores
- Spread accesses across multiple banks
 - Control bank addresses independently
 - Load or store non sequential words
 - Support multiple vector processors sharing the same memory
- **Example** (Cray T932, 1996; Ford acquired 1 out of 13, \$39M):
 - 32 processors, each generating 4 loads and 2 stores per cycle
 - Processor cycle time is 2.167 ns, SRAM cycle time is 15 ns
 - How many memory banks needed?



Copyright © 2012, Elsevier Inc. All rights reserved.

15

Vector Architectures

Stride (5)

Handling **multidimensional arrays** in Vector Architectures:

```
for (i = 0; i < 100; i=i+1) {
   for (j = 0; j < 100; j=j+1) {
   A[i][j] = 0.0;
   for (k = 0; k < 100; k=k+1)
           A[i][j] = A[i][j] + B[i][k] * D[k][j];
    }
```

- Must vectorize multiplication of rows of B with columns of D
- Use non-unit stride (in VMIPS: load/store vector with stride)
- Bank conflict (stall) occurs when the same bank is hit faster than bank busy time:
 - #banks / Least Common Multiple (stride, #banks) < bank busy time

Handling <u>sparse matrices</u> in Vector Architectures:

```
for (i = 0; i < n; i=i+1)

A[K[i]] = A[K[i]] + C[M[i]];
```

Use index vector:

```
LV
       Vk, Rk
                      ;load K
TVT
       Va, (Ra+Vk); load A[K[]]
                      ;load M
LV
       Vm, Rm
       Vc, (Rc+Vm)
                   ; load C[M[]]
LVI
ADDVV.D Va, Va, Vc
                      ; add them
       (Ra+Vk), Va
SVI
                      ;store A[K[]]
```



Copyright © 2012, Elsevier Inc. All rights reserved.

17


Vector Architectures

Vector Programming (7)

- Compilers are a key element to give hints on whether a code section will vectorize or not
- Check if loop iterations have data dependencies, otherwise vectorization is compromised
- Vector Architectures have a too high cost, but simpler variants are currently available on off-the-shelf devices; however:
 - most do not support non-unit stride => care must be taken in the design of data structures
 - same applies for gather-scatter...

SIMD Extensions

 Media applications operate on data types narrower than the native word size



- Limitations, compared to vector architectures:
 - Number of data operands encoded into op code
 - No sophisticated addressing modes (strided, scatter-gather)
 - No mask registers




Copyright © 2012, Elsevier Inc. All rights reserved.

19


SIMD Implementations

- Implementations:
 - Intel MMX (1996)
 - Eight 8-bit integer ops or four 16-bit integer ops
 - Streaming SIMD Extensions (SSE) (1999)
 - Eight 16-bit integer ops
 - Four 32-bit integer/fp ops or two 64-bit integer/fp ops
 - Advanced Vector eXtensions (AVX) (2010)
 - Eight 32-bit fp ops or Four 64-bit fp ops (integer in AVX-2)
 - 512-bits wide in AVX-512 (and also in Larrabee & Phi-KC)
 - Operands <u>must be in consecutive and aligned</u> memory locations

Extensões de processamento vetorial no Intel 64




Intel SIMD ISA evolution



Additional features in Intel x86





from Marat Dukhan, 2014

AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

23

Example SIMD Code

Example DAXPY (in MIPS SIMD):

```
F0,a
   L.D
                         ;load scalar a
            F1, F0
  MOV
                         ; copy a into F1 for SIMD MUL
  MOV
            F2, F0
                         ; copy a into F2 for SIMD MUL
  MOV
            F3, F0
                         ; copy a into F3 for SIMD MUL
            R4, Rx, #512 ; last address to load
  DADDIU
Loop:
  L.4D
            F4,0[Rx]
                         ; load X[i], X[i+1], X[i+2], X[i+3]
  MUL.4D
            F4, F4, F0
                         ; a \times X[i], a \times X[i+1], a \times X[i+2], a \times X[i+3]
   L.4D
            F8,0[Ry]
                         ;load Y[i], Y[i+1], Y[i+2], Y[i+3]
            F8, F8, F4
                         ; a \times X[i] + Y[i], ..., a \times X[i+3] + Y[i+3]
  ADD.4D
   S.4D
            0[Ry],F8
                         ; store into Y[i], Y[i+1], Y[i+2], Y[i+3]
   DADDIU
            Rx, Rx, #32
                         ;increment index to X
   DADDIU
           Ry, Ry, #32
                         ;increment index to Y
   DSUBU
            R20, R4, Rx
                         ; compute bound
            R20, Loop
   BNEZ
                         ; check if done
```