



Master Informatics Eng.

2016/17

A.J.Proença

Data Parallelism 2 (SIMD++, Intel MIC) (most slides are borrowed)

AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

1

Beyond Vector/SIMD architectures




- Vector/SIMD-extended architectures are hybrid approaches
 - mix (super)scalar + vector op capabilities on a single device
 - highly pipelined approach to reduce memory access penalty
 - tightly-closed access to shared memory: lower latency
- Evolution of Vector/SIMD-extended architectures
 - CPU cores with wider vectors and/or SIMD cores:
 - DSP VLIW cores with vector capabilities: Texas Instruments (...?)
 - PPC cores coupled with SIMD cores: Cell (past...) , IBM Power BQC...
 - ARM64 cores coupled with SIMD cores: from Tegra to Parker (Nvidia) (...?)
 - x86 many-core: Intel MIC / Xeon KNL, AMD FirePro...
 - other many-core: ShenWay 260, Adapteva Epiphany-V...
 - coprocessors (require a host scalar processor): accelerator devices
 - on disjoint physical memories (e.g., Xeon KNC with PCI-Expr, PEZY-SC)
 - focus on SIMT/SIMD to hide memory latency: GPU-type approach
 - ISA-free architectures, code compiled to silica: FPGA

AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

2

Texas Instruments: Keystone DSP architecture



AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

3

Beyond Vector/SIMD architectures

- Vector/SIMD-extended architectures are hybrid approaches
 - mix (super)scalar + vector op capabilities on a single device
 - highly pipelined approach to reduce memory access penalty
 - tightly-closed access to shared memory: lower latency
- Evolution of Vector/SIMD-extended architectures
 - CPU cores with wider vectors and/or SIMD cores:
 - DSP VLIW cores with vector capabilities: Texas Instruments (...?)
 - PPC cores coupled with SIMD cores: Cell (past...) , IBM Power BQC...
 - ARM64 cores coupled with SIMD cores: from Tegra to Parker (Nvidia) (...?)
 - x86 many-core: Intel MIC / Xeon KNL, AMD FirePro...
 - other many-core: ShenWay 260, Adapteva Epiphany-V...
 - coprocessors (require a host scalar processor): accelerator devices
 - on disjoint physical memories (e.g., Xeon KNC with PCI-Expr, PEZY-SC)
 - focus on SIMT/SIMD to hide memory latency: GPU-type approach
 - ISA-free architectures, code compiled to silica: FPGA


AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

4

IBM Cell Broadband Engine (PPE)




- Heterogeneous multicore processor
 - 1 x Power Processor Element (PPE)
 - 64-bit Power-architecture-compliant processor
 - Dual-issue, in-order execution, 2-way SMT processor
 - PowerPC Processor Unit (PPU)
 - 32 KB L1 IC, 32 KB L1 DC, VMX unit
 - PowerPC Processor Storage Subsystem (PPSS)
 - 512 KB L2 Cache
 - General-purpose processor to run OS and control-intensive code
 - Coordinates the tasks performed by the remaining cores



IBM Cell Broadband Engine (SPE)




- Heterogeneous multicore processor
 - 8 x Synergistic Processing Element (SPE)
 - Dual-issue, in-order execution, 128-bit SIMD processors
 - Synergistic Processor Unit (SPU)
 - SIMD ISA (four different granularities)
 - 128 x 128-bit SIMD register file
 - **256 KB Local Storage (LS) for code/data**
 - Memory Flow Controller (MFC)
 - Memory-mapped I/O registers (MMIO Registers)
 - DMA Controller: commands to transfer data in and out
 - Custom processors specifically designed for data-intensive code
 - Provide the main computing power of the Cell BE



IBM Cell Broadband Engine (EIB)



- Element Interconnect Bus (EIB)
 - Interconnects PPE, SPEs, and the memory and I/O interface controllers
 - 4 x 16 Byte-wide rings (2 clockwise and 2 counterclockwise)
 - Up to three simultaneous data transfers per ring
 - Shortest path algorithm for transfers
- Memory Interface Controller (MIC)
 - 2 x Rambus XDR I/O memory channels
(accesses on each channel of 1-8, 16, 32, 64 or 128 Bytes)
- Cell BE Interface (BEI)
 - 2 x Rambus FlexIO I/O channels



Meeting on Parallel Routine Optimization and Applications – May 26-27, 2008

11




AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

7

IBM Cell Broadband Engine (chip)



Architecture



Meeting on Parallel Routine Optimization and Applications – May 26-27, 2008


8



AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

8

IBM Power BlueGene/Q Compute (chip)




Features:

- launched in 2010/11
(TOP500: #1 in Jun12, #4 in Jun16)
- 18-cores (16 compute, 1 OS support, 1 redundant)
 - each 4-way multi-threaded
 - 64 bits PowerISA
 - 1.6 GHz
 - L1 I/D cache = 16 kB/16 kB
 - each core has Quad FPU (4-wide double precision SIMD)
- shared L2 cache: 32 MB
- dual memory controller

AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

9

IBM Power BlueGene/Q Compute (Sequoia system)



Ref: SC2010

AJProença, Advanced Architectures, MiEI, UMinho, 2016/17



Beyond Vector/SIMD architectures

- Vector/SIMD-extended architectures are hybrid approaches
 - mix (super)scalar + vector op capabilities on a single device
 - highly pipelined approach to reduce memory access penalty
 - tightly-closed access to shared memory: lower latency
- Evolution of Vector/SIMD-extended architectures
 - CPU cores with wider vectors and/or SIMD cores:
 - DSP VLIW cores with vector capabilities: Texas Instruments (...?)
 - PPC cores coupled with SIMD cores: Cell (past...) , IBM Power BQC...
 - ARM64 cores coupled with SIMD cores: from Tegra to Parker (Nvidia) (...?)
 - x86 many-core: Intel MIC / Xeon KNL, AMD FirePro...
 - other many-core: ShenWay 260, Adapteva Epiphany-V...
 - coprocessors (require a host scalar processor): accelerator devices
 - on disjoint physical memories (e.g., Xeon KNC with PCI-Expr, PEZY-SC)
 - focus on SIMT/SIMD to hide memory latency: GPU-type approach
 - ISA-free architectures, code compiled to silica: FPGA

AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

11

NVidia: pathway towards ARM-64 (1)

- Pick a successful line:
Tegra 3, 4, ...

Tegra 3


The World's First Mobile Quad Core, with 5th Companion Core for Low Power

CPU	Quad Core, with 5 th Companion Core – Up to 1.4GHz Single Core, 1.3GHz Quad Core
GPU	Up to 3x Higher GPU Performance – 12 Core GeForce GPU
VIDEO	Blu-Ray Quality Video – 1080p High Profile @ 40Mbps
POWER	Lower Power than Tegra 2 – Variable Symmetric Multiprocessing (vSMP)
MEMORY	Up to 3x Higher Memory Bandwidth – DDR3L-1500, LPDDR2-1066
IMAGING	Up to 2x Faster ISP (Image Signal Processor)
AUDIO	HD Audio, 7.1 channel surround
STORAGE	2-6x Faster – eMMC 4.41, SD3.0, SATA-II



Tegra 3

- Replace the 32-bit ARM Cortex A9 by Cortex A15, and add 72 CUDA-



Tegra 4


AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

12

NVidia: pathway towards ARM-64 (2)




- Replace the GPU block by 192 GPU-cores (from Kepler) and keep the 5x 32-bit CPU cores (Cortex A15) => **Tegra K1**



NVidia: pathway towards ARM-64 (3)



- Replace the 5x 32-bit ARM by 2x4 32-bit Cortex (A57 & A53) and the 192 Kepler CUDA cores by 256 Maxwell => **Tegra X1**



NVidia: pathway towards ARM-64 (4)



- Upgrade 32-bit ARM to 32- & 64-bit ARM (*Denver 2*) and replace the Maxwell CUDA cores by Pascal ones => **Parker**


TEGRA KEY FEATURE EVOLUTION

	TK1	TX1	"PARKER"
GPU	Kepler, 192 CUDA cores	Maxwell, 256 CUDA cores	Pascal, 256 CUDA cores
CPU	4+1 A15, 2MB+512K L2 ARM v7 32b Or 2 Denver 1, 2MB L2 64b	4x A57 2MB L2 + 4x A53 512KB L2 ARM v8 64b	2x Denver 2 2MB L2 + 4x A57 2MB L2 ARM v8 64b Coherent HMP Architecture
Camera	4 cameras	6 cameras	Auto HDR 12 cameras
Memory	64b LPDDR2/3, DDR3L 15 GB/s (LP3, DDR3L)	64b LPDDR4, 25GB/s	128b LPDDR4, 50 GB/s, ECC
Display	Dual Pipeline 4K@30fps 24bpp	Dual Pipeline 4K@60fps	Triple Pipeline 4K@60fps

AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

15

NVidia: pathway towards ARM-64 (5)



AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

A15

16

Beyond Vector/SIMD architectures

- Vector/SIMD-extended architectures are hybrid approaches
 - mix (super)scalar + vector op capabilities on a single device
 - highly pipelined approach to reduce memory access penalty
 - tightly-closed access to shared memory: lower latency
- Evolution of Vector/SIMD-extended architectures
 - CPU cores with wider vectors and/or SIMD cores:
 - DSP VLIW cores with vector capabilities: **Texas Instruments** (...?)
 - PPC cores coupled with SIMD cores: **Cell** (past...) , **IBM Power BQC...**
 - ARM64 cores coupled with SIMD cores: from Tegra to Parker (**Nvidia**) (...?)
 - **x86 many-core: Intel MIC / Xeon KNL, AMD FirePro...**
 - other many-core: **ShenWay 260, Adapteva Epiphany-V...**
 - coprocessors (require a host scalar processor): **accelerator devices**
 - on disjoint physical memories (e.g., **Xeon KNC** with PCI-Expr, **PEZY-SC**)
 - focus on SIMT/SIMD to hide memory latency: **GPU-type** approach
 - ISA-free architectures, code compiled to silica: **FPGA**


AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

17

Intel MIC: Many Integrated Core


Intel evolution, from:

- **Larrabee** (80-core GPU)



& **SCC**


**Single-chip
Cloud
Computer,
24x
dual-core tiles**




to MIC:

- **Knights Ferry** (pre-production, Stampede)
- **Knights Corner** → Xeon Phi co-processor up to 61 Pentium cores
- **Knights Landing**
Xeon Phi full processor,
36x dual-core tiles with 64-bit Atoms

AJProença, Advanced Architectures, MiEI, UMinho, 2016/17




Intel Knights Corner architecture



AJProença, Advanced Architectures, MiEI, UMinho, 2016/17


19



AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

20


The new Knights Landing architecture




Innovation

Innovation

High-bandwidth In-Package Memory





Top View


Side View

CPU Package

PCB

Performance for memory-bound workloads


Flexible memory usage models




AJProença, Advanced Architectures, MiEI, UMinho, 2016/17


21

Intel Knights Landing in 2016: Xeon Phi com 72 cores



Knights Landing Overview





Omni-path not shown


TILE	2 VPU	CHA	2 VPU
Core	Core	1MB L2	Core

Chip: 36 Tiles interconnected by 2D Mesh
Tile: 2 Cores + 2 VPU/core + 1 MB L2

Memory: MCDRAM: 16 GB on-package; High BW
DDR4: 6 channels @ 2400 up to 384GB
IO: 36 lanes PCIe Gen3, 4 lanes of DMI for chipset
Node: 1-Socket only
Fabric: Omni-Path on-package (not shown)

Vector Peak Perf: 3+TF DP and 6+TF SP Flops
Scalar Perf: ~3x over Knights Corner
Streams Triad (GB/s): MCDRAM : 400+; DDR: 90+


Source: Intel. All products, computer systems, dates and figures are subject to change without notice. KNL data are preliminary and without notice. Binary Compatible with Intel Xeon processors and numbers are based on STREAM-like memory access pattern and estimated based on internal Intel analysis and are not guaranteed.



More details in a later set of slides...

AJProença, Advanced Architectures, MiEI, UMinho, 2016/17

PEZY-SC: Peta_Exa_Zetta_Yotta-SuperComputer: a 1024-core many-core processor chip






Beyond Vector/SIMD architectures

- Vector/SIMD-extended architectures are hybrid approaches
 - mix (super)scalar + vector op capabilities on a single device
 - highly pipelined approach to reduce memory access penalty
 - tightly-closed access to shared memory: lower latency
- Evolution of Vector/SIMD-extended architectures
 - CPU cores with wider vectors and/or SIMD cores:
 - DSP VLIW cores with vector capabilities: Texas Instruments (...?)
 - PPC cores coupled with SIMD cores: Cell (past...) , IBM Power BQC...
 - ARM64 cores coupled with SIMD cores: from Tegra to Parker (Nvidia) (...?)
 - x86 many-core: Intel MIC / Xeon KNL, AMD FirePro...
 - other many-core: ShenWay 260, Adapteva Epiphany-V...
 - coprocessors (require a host scalar processor): accelerator devices
 - on disjoint physical memories (e.g., Xeon KNC with PCI-Expr, PEZY-SC)
 - focus on SIMT/SIMD to hide memory latency: GPU-type approach
 - ISA-free architectures, code compiled to silica: FPGA




**#1 in June'16 TOP500:
Sunway TaihuLight**


Overview of the Sunway TaihuLight System




**#1 in June'16 TOP500:
Sunway TaihuLight**



One cabinet
with 4 Supernodes



One Supernode
with 32 boards




One board with 4 cards,
2 up & 2 down




**#1 in June'16 TOP500:
Sunway TaihuLight**

One card with two nodes
(two SW26010 chips)




SW26010: the 4x64-core 64-bit RISC processor (with SIMD extensions)




7

<http://www.netlib.org/utk/people/JackDongarra/PAPERS/sunway-report-2016.pdf>

**Adapteva announcement in Oct'16:
Epiphany-V, a 1024-core RISC chip**



Top500: Processor family distribution over all systems



Beyond Vector/SIMD architectures

- Vector/SIMD-extended architectures are hybrid approaches
 - mix (super)scalar + vector op capabilities on a single device
 - highly pipelined approach to reduce memory access penalty
 - tightly-closed access to shared memory: lower latency
- Evolution of Vector/SIMD-extended architectures
 - CPU cores with wider vectors and/or SIMD cores:
 - DSP VLIW cores with vector capabilities: Texas Instruments (...?)
 - PPC cores coupled with SIMD cores: Cell (past...) , IBM Power BQC...
 - ARM64 cores coupled with SIMD cores: from Tegra to Parker (Nvidia) (...?)
 - x86 many-core: Intel MIC / Xeon KNL, AMD FirePro...
 - other many-core: ShenWay 260, Adapteva Epiphany-V...
 - coprocessors (require a host scalar processor): accelerator devices
 - on disjoint physical memories (e.g., Xeon KNC with PCI-Expr, PEZY-SC)
 - focus on SIMT/SIMD to hide memory latency: GPU-type approach
 - ISA-free architectures, code compiled to silica: FPGA