Master Informatics Eng.

2017/18 A.J.Proença

Concepts from undegrad Computer Systems (2)

(some slides are borrowed)

AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

1

Understanding Performance

人入

- Algorithm + Data Structures
 - Determines number of operations executed
 - Determines how efficient data is assessed
- Programming language, compiler, architecture
 - Determine number of machine instructions executed per operation
- Processor and memory system
 - Determine how fast instructions are executed
- I/O system (including OS)
 - Determines how fast I/O operations are executed

COD: Chapter 1 — Computer Abstractions and Technology

Response Time and Throughput

ムス

- Response time
 - How long it takes to do a task
- Throughput
 - Total work done per unit time
 - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
 - Replacing the processor with a faster version?
 - Adding more processors?
- We'll focus on response time for now...

AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

3

CPU Time (single-core)

XX

CPU Time = CPU Clock Cycles × Clock Cycle Time $= \frac{\text{CPU Clock Cycles}}{\text{Clock Rate}}$

- Performance improved by
 - Reducing number of clock cycles
 - Increasing clock rate
 - Hardware designer must often trade off clock rate against cycle count

众人

Clock Cycles = Instruction Count \times Cycles per Instruction

CPU Time = Instruction Count \times CPI \times Clock Cycle Time $= \frac{Instruction Count \times CPI}{Clock Rate}$

- Instruction Count, LC, for a program
 - Determined by program, ISA and compiler
- Average cycles per instruction (CPI)
 - Determined by CPU hardware
 - If different instructions have different CPI
 - · Average CPI affected by instruction mix

AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

.

Performance Summary (single-core)

众人

The BIG Picture

 $CPU Time = \frac{Instructions}{Program} \times \frac{Clock \ cycles}{Instruction} \times \frac{Seconds}{Clock \ cycle}$

- Performance depends on
 - Algorithm: affects IC, possibly CPI
 - Programming language: affects IC, CPI
 - Compiler: affects IC, CPI
 - Instruction set architecture: affects IC, CPI, T_c
 - Processor design: ILP, memory hierarchy, ...

COD: Chapter 1 — Computer Abstractions and Technology

The BIG Picture

- Pipelining improves performance by increasing instruction throughput
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
- Subject to hazards
 - Structure, data, control
- Instruction set design affects complexity of pipeline implementation

AJProença, Advanced Architectures, MiEI, UMinho, 2017/18


7

Does Multiple Issue Work?

人入

The BIG Picture

- · Yes, but not as much as we'd like
- Programs have real dependencies that limit ILP
- · Some dependencies are hard to eliminate
 - e.g., pointer aliasing
- Some parallelism is hard to expose
 - Limited window size during instruction issue
- · Memory delays and limited bandwidth
 - Hard to keep pipelines full
- Speculation can help if done well



- · Block (aka line): unit of copying
 - May be multiple words
- If accessed data is present in upper level
 - Hit: access satisfied by upper level
 - · Hit ratio: hits/accesses
- If accessed data is absent
 - Miss: block copied from lower level
 - · Time taken: miss penalty
 - · Miss ratio: misses/accesses
 - = 1 hit ratio
 - Then accessed data supplied from lower level

AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

The Memory Hierarchy



The BIG Picture

- Common principles apply at all levels of the memory hierarchy
 - Based on notions of caching
- · Decisions at each level in the hierarchy
 - Block placement
 - Finding a block
 - Replacement on a miss
 - Write policy

§5.5 A Common Framework for Memory Hierarchies

COD: Chapter 5 — Large and Fast: Exploiting Memory Hierarchy

COD: Chapter 5 — Large and Fast: Exploiting Memory Hierarchy

- Primary cache private to CPU/core
 - Small, but fast
- Level-2 cache services misses from primary cache
 - Larger, slower, but still faster than main memory
- High-end systems include L3 cache
- Main memory services L2/3 cache misses


AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

1:


Memory Hierarchy

ntroduction











Multilevel On-Chip Caches

Intel Nehalem 4-core processor



Per core: 32KB L1 I-cache, 32KB L1 D-cache, 512KB L2 cache






AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

15

Internal architecture of Intel P6 processors


XX

Note: "Intel P6" is the common µarch name for PentiumPro, Pentium II & Pentium III, which inspired Core, Nehalem and later generations



众人

- Parallel execution of several instructions
 - 2 integer (1 can be branch)
 - -1FP Add
 - -1 FP Multiply or Divide
 - 1 load
 - -1store



• Some instructions require > 1 cycle, but can be pipelined:

Instruction	Latency_	Cycles/Issue
Load / Store	3	1
Integer Multiply	4	1
Integer Divide	36	36
Double/Single FP Multiply	5	2
Double/Single FP Add	3	1
Double/Single FP Divide	38	38

AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

17

A detailed example: generic & abstract form of combine

众人

```
void abstract_combine4(vec_ptr v, data_t *dest)
{
  int i;
  int length = vec_length(v);
  data_t *data = get_vec_start(v);
  data_t t = IDENT;
  for (i = 0; i < length; i++)
    t = t OP data[i];
  *dest = t;
}</pre>
```

- Procedure to perform addition (w/ some improvements)
- compute the sum of all vector elements
- store the result in a given memory location
- structure and operations on the vector defined by ADT
- Metrics
- Clock-cycles Per Element, CPE

Converting instructions with registers into operations with tags

XX

Assembly version for combine4

data type: integer; operation: multiplication

```
.L24:  # Loop:
imull (%eax,%edx,4),%ecx # t *= data[i]
incl %edx  # i++
cmpl %esi,%edx  # i:length
jl .L24  # if < goto Loop
```

Translating 1st iteration

```
.L24:
  imull (%eax,%edx,4),%ecx

incl %edx
  cmpl %esi,%edx
  jl .L24
```


```
load (%eax,%edx.0,4) → t.1
imull t.1, %ecx.0 → %ecx.1
incl %edx.0 → %edx.1
cmpl %esi, %edx.1 → cc.1
jl -taken cc.1
```

AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

19

Visualizing instruction execution in P6: 1 iteration of the multiplication cycle on combine

众人



```
load (%eax,%edx.0,4) → t.1
imull t.1, %ecx.0 → %ecx.1
incl %edx.0 → %edx.1
cmpl %esi, %edx.1 → cc.1
jl -taken cc.1
```


Operations

- vertical axis shows the time the instruction is executed
 - an operation cannot start with its operands
- time length measures latency

Operands

 arcs are only showed for operands that are used in the context of the execution unit

Visualizing instruction execution in P6: 3 iterations of the same cycle on combine



AJProença, Advanced Architectures, MiEI, UMinho, 2017/18


With <u>un</u>limited resources

- –parallel and pipelined execution of operations at the EU
- out-of-order and speculative execution

Performance

- limitative factor: latency of integer multiplication
- -CPE: 4.0

Visualizing instruction execution in P6: 4 iterations of the addition cycle on combine




With unlimited resources

Performance

- it can start a new iteration at each clock cycle
- theoretical CPE: 1.0
- it requires parallel execution of 4 integer operations

21



Performance

– expected CPE: 2.0

AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

23


Machine dependent optimization techniques: loop unroll (1)

人入

Optimization 4:

- merges several (3)iterations in asingle loop cycle
- reduces cycle overhead in loop iterations
- runs the extra work at the end
- -CPE: 1.33

Machine dependent optimization techniques: loop unroll (2)




AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

25

Machine dependent optimization techniques: loop unroll (3)

Iteration 4



Measured performance

- should lead to CPE: 1.0

- CPE: 1.33

1 iteration for each 4 cycles

AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

Machine dependent optimization techniques: loop unroll (4)

//>

CPE value for several cases of loop unroll:


Degree	of Unroll	1	2	3	4	8	16
Integer	Addition	2.00	1.50	1.33	1.50	1.25	1.06
Integer	Product	4.00					
fp	Addition	3.00					
fp	Product	5.00					

- only improves the integer addition
 - · remaining cases are limited to the unit latency
- result does not linearly improve with the degree of unroll
 - subtle effects determine the exact allocation of operations

AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

27

What else can be done?



AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

太太

Sequential ... versus parallel!

```
void combine6(vec_ptr v, int *dest)
{
   int length = vec_length(v);
   int limit = length-1;
   int *data = get_vec_start(v);
   int x0 = 1;
   int x1 = 1;
   int i;
   /* junta 2 elem's de cada vez */
   for (i = 0; i < limit; i+=2) {
      x0 *= data[i];
      x1 *= data[i+1];
   }
   /* completa os restantes elem's */
   for (; i < length; i++) {
      x0 *= data[i];
   }
   *dest = x0 * x1;
}</pre>
```

Optimization 5:

- accumulate in 2 different products
 - can be in parallel, if OP is associative!
- -merge at the end
- Performance
 - -CPE: 2.0
 - -improvement 2x

AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

29

Machine dependent optimization techniques: loop unroll with parallelism (2)

%edx.0

人入

- each product at the inner cycle does not depend from the other one...
- so, they can be pipelined
- known as iteration splitting

```
load (%eax,%edx.0,4) → t.1a

imull t.1a, %ecx.0 → %ecx.1


load 4(%eax,%edx.0,4) → t.1b

imull t.1b, %ebx.0 → %ebx.1


iaddl $2,%edx.0 → %edx.1

cmpl %esi, %edx.1 → cc.1

jl-taken cc.1
```



AJProença, Advanced Architectures, MiEI, UMinho, 2017/18



Code optimization techniques: comparative analyses of combine



Method	Inte	ger	Real (single precision)		
	+	*	+	*	
Abstract -g	42.06	41.86	41.44	160.00	
Abstract -O2	31.25	33.25	31.25	143.00	
Move vec length	20.66	21.25	21.15	135.00	
Access to data	6.00	9.00	8.00	117.00	
Accum. in temp	2.00	4.00	3.00	5.00	
Unroll 4x	1.50	4.00	3.00	5.00	
Unroll 16x	1.06	4.00	3.00	5.00	
Unroll 2x, paral. 2x	1.50	2.00	2.00	2.50	
Unroll 4x, paral. 4x	1.50	2.00	1.50	2.50	
Unroll 8x, paral. 4x	1.25	1.25	1.50	2.00	
Theoretical Optimiz	1.00	1.00	1.00	2.00	
Worst : Best	39.7	33.5	27.6	80.0	

Code optimization: ILP limitations

XX

- It requires a lot of registers!
 - to save results from add/multip
 - only 6 integer registers in IA32
 - also used as pointers, loop control, ...
 - 8 fp registers
 - when registers aren't enough, temp's are pushed to the stack
 - cuts performance gains (see assembly in integer product with 8x unroll & 8x parallelism)
 - re-naming registers is not enough
 - it is not possible to reference more operands than those at the instruction set
 - · ... main drawback at the IA32 instruction set
- Operations to parallelize must be associative!
 - fp add & multipl in a computer is not associative!
 - (3.14+1e20)-1e20 not always the same as 3.14+(1e20-1e20)...

AJProença, Advanced Architectures, MiEI, UMinho, 2017/18

33

Limitation of parallelism: not enough registers

XX

combine

- integer multiplication
- 8x unroll & 8x parallelism
- 7 local variables share 1 register (%edi)
 - note the stack accesses
 - performance improvement is compromised...
 - consequence: register spilling

```
.L165:
    imull (%eax),%ecx
    movl -4(%ebp), %edi
    imull 4(%eax),%edi
    mov1 %edi,-4(%ebp)
    mov1 -8 (%ebp), %edi
    imull 8(%eax),%edi
    movl %edi,-8(%ebp)
    mov1 -12(%ebp), %edi
    imull 12(%eax),%edi
    mov1 %edi,-12(%ebp)
    movl -16(%ebp), %edi
    imull 16(%eax),%edi
    movl %edi,-16(%ebp)
    addl $32,%eax
    addl $8,%edx
    cmpl -32(%ebp),%edx
     jl .L165
```