

Master Informatics Eng.

2019/20

A.J.Proença

The Roofline Performance Model

(most slides are borrowed)



Motivation



- Multicore guarantees neither good scalability nor good (attained) performance
- Performance and scalability can be extremely non-intuitive even to computer scientists
- Success of the multicore paradigm seems to be premised upon their programmability
- To that end, one must understand the limits to both scalability and efficiency.

- How can we empower programmers?

The Roofline Model:

Goals of the Roofline Model



conventional wisdom in computer architecture produced similar designs. Nearly every desktop and server computer uses caches, pipelining, superscalar instruction issue, and out-of-order execution. Although the instruction sets varied, the microprocessors were all from the same school of

Roofline Model

For the foreseeable future, off-chip memory bandwidth will often be the constraining resource in system performance.²³ Hence, we want a model that relates processor performance to off-chip memory traffic. Toward this


DOI:10.1145/1498765.1498785

The Roofline model offers insight on how to improve the performance of software and hardware.

BY SAMUEL WILLIAMS, ANDREW WATERMAN, AND DAVID PATTERSON




Performance Limiting Factors



Roofline Performance Model

- Basic idea:
 - Plot peak floating-point throughput as a function of arithmetic intensity
 - Ties together floating-point performance and memory performance for a target machine
- Arithmetic intensity
 - Floating-point operations per byte read







Components



- There are three principal components to performance:
 - Computation
 - Communication
 - Locality
- Each architecture has a different balance between these
- Each kernel has a different balance between these
- Performance is a question of how well and kernel's characteristics map to an architecture's characteristics

The Roofline Model:



Computation



- For us, floating point performance (Gflop/s) is the metric of interest (typically double precision)
 but we could also consider SP or int
- Peak in-core performance can only be attained if:
 - fully exploit ILP, DLP, FMA, etc...
 - non-FP instructions don't sap instruction bandwidth
 - threads don't diverge (GPUs)
 - transcendental/non pipelined instructions are used sparingly
 - branch mispredictions are rare
- To exploit a form of in-core parallelism, it must be:
 - Inherent in the algorithm
 - Expressed in the high level implementation
 - Explicit in the generated code

The Roofline Model:



Communication



- ❖ For us, DRAM bandwidth (GB/s) is the metric of interest
- Peak bandwidth can only be attained if certain optimizations are employed:
 - Few unit stride streams
 - NUMA allocation and usage
 - SW Prefetching
 - Memory Coalescing (GPU)

The Roofline Model:



Locality



- Computation is free, Communication is expensive.
- Maximize locality to minimize communication
- There is a lower limit to communication: compulsory traffic
- Hardware changes can help minimize communication
 - Larger cache capacities minimize capacity misses
 - Higher cache associativities minimize conflict misses
 - Non-allocating caches minimize compulsory traffic

3Cs model for caches

- Software optimization can also help minimize communication
 - Padding avoids conflict misses
 - Blocking avoids capacity misses
 - Non-allocating stores minimize compulsory traffic

The Roofline Model:



Three Classes of Locality

The Roofline Model

Samuel Williams

FUTURE TECHNOLOGIES GROUP

Temporal Locality

- reusing data (either registers or cache lines) multiple times
- amortizes the impact of limited bandwidth.
- transform loops or algorithms to maximize reuse.

Spatial Locality

- data is transferred from cache to registers in words.
- However, data is transferred to the cache in 64-128Byte lines
- using every word in a line maximizes spatial locality.
- transform data structures into structure of arrays (SoA) layout

Sequential Locality

- Many memory address patterns access cache lines sequentially.
- CPU's hardware stream prefetchers exploit this observation to hide speculatively load data to memory latency.
- Transform loops to generate (a few) long, unit-stride accesses.

Preliminary notes in the Roofline Model



- goal: integrate <u>in-core performance</u>, <u>memory bandwidth</u>, and <u>locality</u> into a single readily understandable <u>performance figure</u>
- graphically show the penalty associated with not including certain software optimizations
- Roofline model will be unique to each architecture

Key elements in the Roofline Model

人入


- <u>x-axis</u>: the "operational intensity", operations per byte of RAM traffic, <u>Flops/byte</u> (traffic between caches and memory)
- <u>y-axis</u>: the attainable floating-point performance, <u>GFlops/sec</u> includes both peak <u>processor/memory</u> performance
- <u>peak processor FP performance</u>: a horizontal line computed from the processor specs
- <u>peak memory performance</u>: bounds the max FP performance ce of the memory system for a given operational intensity
- <u>for each kernel</u>: its performance is a point on a vertical line that crosses the *x*-axis on the kernel operational intensity



Arithmetic Intensity

Samuel Williams

FUTURE TECHNOLOGIES GROUF



- ❖ True Arithmetic Intensity (AI) ~ Total Flops / Total DRAM Bytes
- Some HPC kernels have an arithmetic intensity that scales with problem size (increased temporal locality)
- Others have constant intensity
- Arithmetic intensity is ultimately limited by compulsory traffic
- Arithmetic intensity is diminished by conflict or capacity misses.





NUMA

FUTURE TECHNOLOGIES GROUP

- Recent multicore SMPs have integrated the memory controllers on chip.
- As a result, memory-access is non-uniform (NUMA)
- That is, the bandwidth to read a given address varies dramatically among between cores
- Exploit NUMA (affinity+first touch) when you malloc/init data.

Concept is similar to data decomposition for distributed memory





Additional notes

人入


- Memory bandwidth #'s collected via micro benchmarks (or the STREAM benchmark)
- Computation #'s derived from optimization manuals (pencil and paper)
- Assume complete overlap of either communication or computation =>



Parallelism in a modern compute node



Parallel and shared resources within a shared-memory node



Parallel resources:

- Execution/SIMD units 1
- Cores 2
- Inner cache levels 3
- Sockets / ccNUMA domains 4
- Multiple accelerators 5

Shared resources ("bottlenecks"):

- Outer cache level per socket
- Memory bus per socket 7
- Intersocket link
- PCle bus(es)
- Other I/O resources 10

Where is the bottleneck for your application?


Basics of performance modeling for numerical applications:
Roofline model and beyond



Example

FUTURE TECHNOLOGIES GROUP

- Consider the Opteron 2356:
 - Dual Socket (NUMA)
 - limited HW stream prefetchers
 - quad-core (8 total)
 - 2.3GHz
 - 2-way SIMD (DP)
 - separate FPMUL and FPADD datapaths
 - 4-cycle FP latency




Assuming expression of parallelism is the challenge on this architecture, what would the roofline model look like?



The Roofline Model

Basic Concept

Samuel Williams



- Plot on log-log scale
- Given AI, we can easily bound performance
- But architectures are much more complicated
- We will bound performance as we eliminate specific forms of in-core parallelism




The Roofline Model

Samuel Williams

computational ceilings





- Opterons have dedicated multipliers and adders.
- If the code is dominated by adds, then attainable performance is half of peak.
- We call these Ceilings
- They act like constraints on performance




The Roofline Model

Samuel Williams

computational ceilings





- Opterons have 128-bit datapaths.
- If instructions aren't SIMDized, attainable performance will be halved




The Roofline Model

Samuel Williams

computational ceilings





- On Opterons, floating-point instructions have a 4 cycle latency.
- If we don't express 4-way ILP, performance will drop by as much as 4x




The Roofline Model

Samuel Williams

communication ceilings





• We can perform a similar exercise taking away parallelism from the memory subsystem




The Roofline Model

Samuel Williams

communication ceilings






Explicit software prefetch instructions are required to achieve peak bandwidth



The Roofline Model

Samuel Williams

communication ceilings



- Opterons are NUMA
- As such memory traffic must be correctly balanced among the two sockets to achieve good Stream bandwidth.
- We could continue this by examining strided or random memory access patterns




The Roofline Model

Samuel Williams

computation + communication ceilings

FUTURE TECHNOLOGIES GROUP




• We may bound performance based on the combination of expressed in-core parallelism and attained bandwidth.



Roofline model for Opteron



(adding ceilings)



 Bandwidth is much lower without unit stride streams

The Roofline Model:

A pedagogical tool for program analysis and optimization


ParLab Summer Retreat
Samuel Williams, David Patterson



The Roofline Model

locality walls

Samuel Williams



- Remember, memory traffic includes more than just compulsory misses.
- As such, actual arithmetic intensity may be substantially lower.
- Walls are unique to the architecture-kernel combination


$$AI = \frac{FLOPs}{Compulsory Misses}$$



The Roofline Model

locality walls Samuel Williams





- Remember, memory traffic includes more than just compulsory misses.
- As such, actual arithmetic intensity may be substantially lower.
- Walls are unique to the architecture-kernel combination

$$AI = \frac{FLOPs}{Allocations + Compulsory Misses}$$




locality walls

The Roofline Model

Samuel Williams





- Remember, memory traffic includes more than just compulsory misses.
- As such, actual arithmetic intensity may be substantially lower.
- Walls are unique to the architecture-kernel combination

Capacity + Allocations + Compulsory




The Roofline Model

locality walls

Samuel Williams





- Remember, memory traffic includes more than just compulsory misses.
- As such, actual arithmetic intensity may be substantially lower.
- Walls are unique to the architecture-kernel combination

FLOPs

Conflict + Capacity + Allocations + Compulsory




The Roofline Model

Samuel Williams

locality walls

ECHNOLOGIES GROUF



Optimizations remove these walls and ceilings which act to constrain performance.



Optimization Categorization

The Roofline Model

Samuel Williams

FUTURE TECHNOLOGIES GROUP

Maximizing In-core Performance

- •Exploit in-core parallelism (ILP, DLP, etc...)
- Good (enough)floating-point balance


Maximizing Memory Bandwidth


- Exploit NUMA
- Hide memory latency
- Satisfy Little's Law


Minimizing Memory Traffic

Eliminate:

- Capacity misses
- Conflict misses
- Compulsory misses
- Write allocate behavior










No overlap of communication The Roofline Model and computation Samuel Williams

FUTURE TECHNOLOGIES GROUP

- Previously, we assumed perfect overlap of communication or computation.
- What happens if there is a dependency (either inherent or by a lack of optimization) that serializes communication and computation?




- Time is the sum of communication time and computation time.
- The result is that flop/s grows asymptotically.



No overlap of communication The Roofline Model and computation

Samuel Williams





- Consider a generic machine
- If we can perfectly decouple and overlap communication with computation, the roofline is sharp/angular.
- However, without overlap, the roofline is smoothed, and attainable performance is degraded by up to a factor of 2x.



Alternate Bandwidths

Samuel Williams

FUTURE TECHNOLOGIES GROUP

- Thus far, we assumed a synergy between streaming applications and bandwidth (proxied by the STREAM benchmark)
- STREAM is NOT a good proxy for short stanza/random cacheline access patterns as memory latency (instead of just bandwidth) is being exposed.
- Thus one might conceive of alternate memory benchmarks to provide a bandwidth upper bound (ceiling)
- Similarly, if data is primarily local in the LLC cache, one should construct rooflines based on LLC bandwidth and flop:LLC byte ratios.
- ❖ For GPUs/accelerators, PCIe bandwidth can be an impediment. Thus one can construct a roofline model based on PCIe bandwidth and the flop:PCIe byte ratio.







GFLOP/s (performance on double precision)

log/log scale

OVIDIA INVIDIA 32768

16384






FLOP/byte (operational intensity) = GFLOP/s / GB/s

Manuel Ujaldon - Nvidia CUDA Fellow




The Roofline model: Hardware vs. Software




Some more examples






Some more examples



Some more examples





. oversubscription reduces memory handwi

AJProença, Advanced Architectures, MiEI, UMinho, 2019/20



Alternate Computations

Samuel Williams

FUTURE TECHNOLOGIES GROUP

- Arising from HPC kernels, its no surprise roofline use DP Flop/s.
- Of course, it could use
 - SP flop/s,
 - integer ops,
 - bit operations,
 - pairwise comparisons (sorting),
 - graphics operations,
 - etc...