

15-213

"The course that gives CMU its Zip!"

## The Memory Hierarchy Sept 29, 2006

### Topics

- Storage technologies and trends
- Locality of reference
- Caching in the memory hierarchy


## SRAM vs DRAM Summary

	Tran. per bit	Access time	Needs refresh?	Needs EDC?	Cost	Applications
SRAM	4 or 6	1X	No	Maybe	100x	cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers

## Conventional DRAM Organization

### d x w DRAM:

- $d \times w$  total bits organized as  $d$  **supercells** of size  $w$  bits



## Random-Access Memory (RAM)

### Key features

- RAM** is traditionally packaged as a chip.
- Basic storage unit is normally a **cell** (one bit per cell).
- Multiple RAM chips form a memory.

### Static RAM (SRAM)


- Each cell stores a bit with a four or six-transistor circuit.
- Retains value indefinitely, as long as it is kept powered.
- Relatively insensitive to electrical noise (EMI), radiation, etc.
- Faster and more expensive than DRAM.

### Dynamic RAM (DRAM)

- Each cell stores bit with a capacitor. One transistor is used for access
- Value must be refreshed every 10-100 ms.
- More sensitive to disturbances (EMI, radiation,...) than SRAM.
- Slower and cheaper than SRAM.

## Reading DRAM Supercell (2,1)


- Step 1(a): Row access strobe (**RAS**) selects row 2.  
 Step 1(b): Row 2 copied from DRAM array to row buffer.



- 5 -


## Reading DRAM Supercell (2,1)

- Step 2(a): Column access strobe (**CAS**) selects column 1.  
 Step 2(b): Supercell (2,1) copied from buffer to data lines, and eventually back to the CPU.



- 6 -

## Memory Modules



- 7 -

## Enhanced DRAMs

### DRAM Cores with better interface logic and faster I/O :

- Synchronous DRAM (**SDRAM**)  
 Uses a conventional clock signal instead of asynchronous control
- Double data-rate synchronous DRAM (**DDR SDRAM**)  
 Double edge clocking sends two bits per cycle per pin
- RamBus™ DRAM (**RDRAM**)  
 Uses faster signaling over fewer wires (source directed clocking) with a Transaction oriented interface protocol

### Obsolete Technologies :

- Fast page mode DRAM (**FPM DRAM**)  
 Allowed re-use of row-addresses
- Extended data out DRAM (**EDO DRAM**)  
 Enhanced FPM DRAM with more closely spaced CAS signals.
- Video RAM (**VRAM**)  
 Dual ported FPM DRAM with a second, concurrent, serial interface
- Extra functionality DRAMs (**CDRAM, GDRAM**)  
 Added SRAM (CDRAM) and support for graphics operations (GDRAM)

- 8 -

15-213, F'06

## Nonvolatile Memories

DRAM and SRAM are volatile memories

- Lose information if powered off.

Nonvolatile memories retain value even if powered off

- Read-only memory (ROM): programmed during production
- Magnetic RAM (MRAM): stores bit magnetically (in development)
- Ferro-electric RAM (FERAM): uses a ferro-electric dielectric
- Programmable ROM (PROM): can be programmed once
- Erasable PROM (EPROM): can be bulk erased (UV, X-Ray)
- Electrically erasable PROM (EEPROM): electronic erase capability
- Flash memory: EEPROMs with partial (sector) erase capability

Uses for Nonvolatile Memories

- Firmware programs stored in a ROM (BIOS, controllers for disks, network cards, graphics accelerators, security subsystems,...)
- Solid state disks (flash cards, memory sticks, etc.)
- Smart cards, embedded systems, appliances
- Disk caches


- 9 -

15-213, F'06

## Traditional Bus Structure Connecting CPU and Memory

A **bus** is a collection of parallel wires that carry address, data, and control signals.

Buses are typically shared by multiple devices.




- 10 -

15-213, F'06

## Memory Read Transaction (1)

CPU places address A on the memory bus.




- 11 -

15-213, F'06

## Memory Read Transaction (2)

Main memory reads A from the memory bus, retrieves word X, and places it on the bus.




- 12 -

15-213, F'06


## Memory Read Transaction (3)

CPU read word  $x$  from the bus and copies it into register  $\%eax$ .




## Memory Write Transaction (1)

CPU places address  $A$  on bus. Main memory reads it and waits for the corresponding data word to arrive.




## Memory Write Transaction (2)

CPU places data word  $y$  on the bus.



Main memory reads data word  $y$  from the bus and stores it at address  $A$ .



## Memory Subsystem Trends

Observation: A DRAM chip has an access time of about 50ns. Traditional systems may need 3x longer to get the data from memory into a CPU register.

- Modern systems integrate the memory controller onto the CPU chip: Latency matters!
- DRAM and SRAM densities increase and so does the soft-error rate:
  - Traditional error detection & correction (EDC) is a must have (64bit of data plus 8bits of redundancy allow any 1 bit error to be corrected and any 2 bit error is guaranteed to be detected)
  - EDC is increasingly needed for SRAMs too
  - **ChipKill™** capability (can correct all bits supplied by one failing memory chip) will become standard soon

- 17 -


15-213, F'06

## Disk Geometry

Disks consist of **platters**, each with two **surfaces**.

Each surface consists of concentric rings called **tracks**.

Each track consists of **sectors** separated by **gaps**.




- 18 -

15-213, F'06

## Disk Geometry (Multiple-Platter View)

Aligned tracks form a cylinder.



- 19 -

15-213, F'06

## Disk Capacity

**Capacity:** maximum number of bits that can be stored.

- Vendors express capacity in units of gigabytes (GB), where 1 GB =  $10^9$  Bytes (Lawsuit pending! Claims deceptive advertising).

**Capacity is determined by these technology factors:**

- **Recording density** (bits/in): number of bits that can be squeezed into a 1 inch segment of a track.
- **Track density** (tracks/in): number of tracks that can be squeezed into a 1 inch radial segment.
- **Areal density** (bits/in<sup>2</sup>): product of recording and track density.

**Modern disks partition tracks into disjoint subsets called recording zones**

- Each track in a zone has the same number of sectors, determined by the circumference of innermost track.
- Each zone has a different number of sectors/track

- 20 -

15-213, F'06

# Computing Disk Capacity


$$\text{Capacity} = (\# \text{ bytes/sector}) \times (\text{avg. } \# \text{ sectors/track}) \times (\# \text{ tracks/surface}) \times (\# \text{ surfaces/platter}) \times (\# \text{ platters/disk})$$

Example:


- 512 bytes/sector
- 300 sectors/track (on average)
- 20,000 tracks/surface
- 2 surfaces/platter
- 5 platters/disk

$$\begin{aligned} \text{Capacity} &= 512 \times 300 \times 20000 \times 2 \times 5 \\ &= 30,720,000,000 \\ &= 30.72 \text{ GB} \end{aligned}$$

# Disk Operation (Multi-Platter View)



# Disk Operation (Single-Platter View)



# Disk Access Time

Average time to access some target sector approximated by :

- $T_{\text{access}} = T_{\text{avg seek}} + T_{\text{avg rotation}} + T_{\text{avg transfer}}$

**Seek time (Tavg seek)**

- Time to position heads over cylinder containing target sector.
- Typical Tavg seek = 9 ms

**Rotational latency (Tavg rotation)**

- Time waiting for first bit of target sector to pass under r/w head.
- Tavg rotation =  $1/2 \times 1/\text{RPMs} \times 60 \text{ sec}/1 \text{ min}$

**Transfer time (Tavg transfer)**

- Time to read the bits in the target sector.
- Tavg transfer =  $1/\text{RPM} \times 1/(\text{avg } \# \text{ sectors/track}) \times 60 \text{ secs}/1 \text{ min}$ .

# Disk Access Time Example

## Given:

- Rotational rate = 7,200 RPM
- Average seek time = 9 ms.
- Avg # sectors/track = 400.

## Derived:

- Tavg rotation =  $1/2 \times (60 \text{ secs}/7200 \text{ RPM}) \times 1000 \text{ ms/sec} = 4 \text{ ms}$ .
- Tavg transfer =  $60/7200 \text{ RPM} \times 1/400 \text{ secs/track} \times 1000 \text{ ms/sec} = 0.02 \text{ ms}$
- Taccess = 9 ms + 4 ms + 0.02 ms

## Important points:

- Access time dominated by seek time and rotational latency.
- First bit in a sector is the most expensive, the rest are free.
- SRAM access time is about 4 ns/doubleword, DRAM about 60 ns
  - Disk is about 40,000 times slower than SRAM,
  - 2,500 times slower than DRAM.

# Logical Disk Blocks

Modern disks present a simpler abstract view of the complex sector geometry:

- The set of available sectors is modeled as a sequence of b-sized **logical blocks** (0, 1, 2, ...)


Mapping between logical blocks and actual (physical) sectors

- Maintained by hardware/firmware device called disk controller.
- Converts requests for logical blocks into (surface, track, sector) triples.


Allows controller to set aside spare cylinders for each zone.

- Accounts for the difference in “formatted capacity” and “maximum capacity”.

# I/O Bus




# Reading a Disk Sector (1)




## Reading a Disk Sector (2)

CPU chip



Disk controller reads the sector and performs a direct memory access (DMA) transfer into main memory.




- 29 -


15-213, F'06

## Reading a Disk Sector (3)

CPU chip



When the DMA transfer completes, the disk controller notifies the CPU with an *interrupt* (i.e., asserts a special "interrupt" pin on the CPU)



- 30 -

15-213, F'06

## Storage Trends

SRAM

metric	1980	1985	1990	1995	2000	2005	2005:1980
\$/MB	19,200	2,900	320	256	100	75	256
access (ns)	300	150	35	15	12	10	30

DRAM

metric	1980	1985	1990	1995	2000	2005	2005:1980
\$/MB	8,000	880	100	30	1	0.20	40,000
access (ns)	375	200	100	70	60	50	8
typical size(MB)	0.064	0.256	4	16	64	1,000	15,000

Disk

metric	1980	1985	1990	1995	2000	2005	2005:1980
\$/MB	500	100	8	0.30	0.05	0.001	10,000
access (ms)	87	75	28	10	8	4	22
typical size(MB)	1	10	160	1,000	9,000	400,000	400,000

- 31 -

15-213, F'06

## CPU Clock Rates

	1980	1985	1990	1995	2000	2005	2005:1980
processor	8080	286	386	Pentium P-II	P-4		
clock rate(MHz)	1	6	20	150	750	3,000	3,000
cycle time(ns)	1,000	166	50	6	1.3	0.3	3,333


- 32 -

15-213, F'06



# The CPU-Memory Gap

The gap widens between DRAM, disk, and CPU speeds.



# Locality

## Principle of Locality:

- Programs tend to reuse data and instructions near those they have used recently, or that were recently referenced themselves.
- Temporal locality:** Recently referenced items are likely to be referenced in the near future.
- Spatial locality:** Items with nearby addresses tend to be referenced close together in time.

## Locality Example:

```
sum = 0;
for (i = 0; i < n; i++)
    sum += a[i];
return sum;
```

- Data**
  - Reference array elements in succession (stride-1 reference pattern): **Spatial locality**
  - Reference `sum` each iteration: **Temporal locality**
- Instructions**
  - Reference instructions in sequence: **Spatial locality**
  - Cycle through loop repeatedly: **Temporal locality**

# Locality Example

**Claim:** Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.

**Question:** Does this function have good locality?

```
int sum_array_rows(int a[M][N])
{
    int i, j, sum = 0;
    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
    return sum;
}
```

# Locality Example

**Question:** Does this function have good locality?

```
int sum_array_cols(int a[M][N])
{
    int i, j, sum = 0;
    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
    return sum;
}
```

# Memory Hierarchies


Some fundamental and enduring properties of hardware and software:

- Fast storage technologies cost more per byte, have less capacity, and require more power (heat!).
- The gap between CPU and main memory speed is widening.
- Well-written programs tend to exhibit good locality.

These fundamental properties complement each other beautifully.

They suggest an approach for organizing memory and storage systems known as a **memory hierarchy**.

# An Example Memory Hierarchy



# Caches

**Cache:** A smaller, faster storage device that acts as a staging area for a subset of the data in a larger, slower device.


Fundamental idea of a memory hierarchy:

- For each  $k$ , the faster, smaller device at level  $k$  serves as a cache for the larger, slower device at level  $k+1$ .

Why do memory hierarchies work?

- Programs tend to access the data at level  $k$  more often than they access the data at level  $k+1$ .
- Thus, the storage at level  $k+1$  can be slower, and thus larger and cheaper per bit.
- Net effect:** A large pool of memory that costs as much as the cheap storage near the bottom, but that serves data to programs at the rate of the fast storage near the top.

# Caching in a Memory Hierarchy



# General Caching Concepts

Program needs object d, which is stored in some block b.



## Cache hit

- Program finds b in the cache at level k. E.g., block 14.

## Cache miss

- b is not at level k, so level k cache must fetch it from level k+1. E.g., block 12.
- If level k cache is full, then some current block must be replaced (evicted). Which one is the “victim”?
  - Placement policy: where can the new block go? E.g.,  $b \bmod 4$
  - Replacement policy: which block should be evicted? E.g., LRU

# General Caching Concepts

## Types of cache misses:

- Cold (compulsory) miss**
  - Cold misses occur because the cache is empty.
- Conflict miss**
  - Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k. E.g. Block i at level k+1 must be placed in block  $(i \bmod 4)$  at level k+1.
  - Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
  - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.
- Capacity miss**
  - Occurs when the set of active cache blocks (working set) is larger than the cache.

# Examples of Caching in the Hierarchy

Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-byte words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware
L1 cache	64-bytes block	On-Chip L1	1	Hardware
L2 cache	64-bytes block	Off-Chip L2	10	Hardware
Virtual Memory	4-KB page	Main memory	100	Hardware+ OS
Buffer cache	Parts of files	Main memory	100	OS
Network buffer cache	Parts of files	Local disk	10,000,000	AFS/NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server

# Summary

- The memory hierarchy is fundamental consequence of maintaining the *random access memory* abstraction and practical limits on cost and power consumption.
- Caching works!
- Programming for good temporal and spatial locality is critical for high performance.
- Trend: the speed gap between CPU, memory and mass storage continues to widen, thus leading towards deeper hierarchies.
  - Consequence: maintaining locality becomes even more important.