

Mestrado em Informática


2010/11
A.J.Proença

Tema Arquitecturas Paralelas (3)

Adaptado e estendido de
Computer Organization and Design, 4th Ed, Patterson & Hennessy, © 2009, MK

External connections on current CPU chips (1)

- Motherboards typically have 1-4 CPU chips
 - Intel examples with pre-Nehalem microarchitecture (1 & 4 CPU chips)




Estrutura do tema AP

- A evolução das arquiteturas pelo paralelismo
- Multiprocessadores (SMP e MPP)
- Data Parallelism: SIMD, Vector, GPU, ...
- Topologias de interligação


External connections on current CPU chips (2)

- Motherboards typically have 1-4 CPU chips
 - Intel examples with Nehalem microarchitecture (2 CPU chips)



External connections on current CPU chips (3)

- Motherboards typically have 1-4 CPU chips
 - AMD examples based (1st on half Magny-Cours)




AJProença, *Sistemas de Computação e Desempenho, MInf, UMinho, 2010/11*

5

Multiprocessor Network Topologies: Interconnection Networks


- Network topologies
 - Arrangements of processors, switches, and links



AJProença, *Sistemas de Computação e Desempenho, MInf, UMinho, 2010/11*

6

Multistage Networks



AJProença,

7

Network Characteristics

- Performance
 - Latency per message (unloaded network)
 - Throughput
 - Link bandwidth
 - Total network bandwidth
 - Bisection bandwidth
 - Congestion delays (depending on traffic)
- Cost
- Power
- Routability in silicon

AJProença, *Sistemas de Computação e Desempenho, MInf, UMinho, 2010/11*

8

On-Chip Networks (NoCs)

- Why Network on Chip?
 - Ad-hoc wiring does not scale beyond a small number of cores
 - Prohibitive area
 - Long latency
- NoC offers
 - scalability
 - efficient multiplexing of communication
 - often modular in nature (ease verification)


Differences between on-chip and off-chip networks

- Off-chip: I/O bottlenecks
 - Pin-limited bandwidth
 - Inherent overheads of off-chip I/O transmission
- On-chip
 - wiring density (function of # metal layers, directionality)
 - router complexity (time, area)
 - need to embed topology in 2D space
 - for topologies > 2D, topological adjacency \neq physical adjacency


On-chip Network Topologies

- On-chip topologies will be
 - fixed degree
 - low dimension (1-2) for the foreseeable future
- Candidate topologies: 2D mesh or torus, rings, and variants


Example: 2D embedding of 64-node 3D mesh
network diameter = 9, but tile span = 18




NoC on Multicore: Examples (1)



Sun Niagara




NoC on Multicore: Examples (2)



- Element Interconnect Bus
 - 4 rings
 - Packet size: 16B-128B
 - Credit-based flow control
 - Up to 64 outstanding requests
 - Latency: 1 cycle/hop

Slides: Natalie Jerger

NoC on Multicore: Examples (3)



- Intel Polaris
 - 80 core prototype
- Academic Research ex:
 - MIT Raw, TRIPs
 - 2-D Mesh Topology
 - Scalar Operand Networks

Slides: Natalie Jerger

Some Alternative Topologies




Figure 8: Network Topologies




Figure 9: Floorplan for Estimating Area (Lower Left Quadrant of Die Shown)

Balfour and Dally, Design Tradeoffs for Tiled CMP Networks, ICS 2006

Next generation On-Chip Networks




Figure 1. Mesh, Concentrated Mesh and Flattened Butterfly topologies for a 64-node network.

Boris Grot and Stephen W. Keckler, "Scalable On-Chip Interconnect Topologies", 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects, Beijing, China, 2008