2

MSc Informatics Eng.

2011/12
A.J.Proença

Concepts from undegrad Computer Systems (2)


(most slides are borrowed)

AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12

MK

Multilevel On-Chip Caches


Intel Nehalem 4-core processor




Per core: 32KB L1 I-cache, 32KB L1 D-cache, 512KB L2 cache

Inside the Processor

AMD Barcelona: 4 processor cores






Chapter 1 — Computer Abstractions and Technology — 2

Internal architecture of Intel P6 processors

100


Note: "Intel P6" is the common μarch name for PentiumPro, Pentium II & Pentium III, which inspired Core and Nehalem



Some capabilities of Intel P6

$\lambda \lambda$

- Parallel execution of several instructions
 - 2 integer (1 can be branch)
 - -1FP Add
 - -1FP Multiply or Divide
 - -11oad
 - -1store



• Some instructions require > 1 cycle, but can be pipelined:

Instruction	Latency_	Cycles/Issue	
Load / Store	3	1	
Integer Multiply	4	1	
Integer Divide	36	36	
Double/Single FP Multiply	5	2	
Double/Single FP Add	3	1	
Double/Single FP Divide	38	38	

AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12

5

Converting instructions with registers into operations with tags

200

- Assembly version for combine4
 - data type: integer; operation: multiplication

```
.L24:  # Loop:
imull (%eax,%edx,4),%ecx  # t *= data[i]
incl %edx  # i++
cmpl %esi,%edx  # i:length
jl .L24  # if < goto Loop
```

Translating 1st iteration

```
.L24:
  imull (%eax,%edx,4),%ecx

incl %edx
  cmpl %esi,%edx
  jl .L24
```

```
load (%eax,%edx.0,4) → t.1
imull t.1, %ecx.0 → %ecx.1
incl %edx.0 → %edx.1
cmpl %esi, %edx.1 → cc.1
jl -taken cc.1
```

A detailed example: generic & abstract form of combine

A

```
void abstract_combine4(vec_ptr v, data_t *dest)
{
  int i;
  int length = vec_length(v);
  data_t *data = get_vec_start(v);
  data_t t = IDENT;
  for (i = 0; i < length; i++)
    t = t OP data[i];
  *dest = t;
}</pre>
```


Procedure to perform addition

- compute the sum of all vector elements
- store the result in a given memory location
- structure and operations on the vector defined by ADT
- Metrics
- Clock-cycles Per Element, CPE

AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12

6

Visualizing instruction execution in P6: 1 iteration of the multiplication cycle on combine



```
load (%eax,%edx.0,4 → t.1
imull t.1, %ecx.0 → %ecx.1
incl %edx.0 → %edx.1
cmpl %esi, %edx.1 → cc.1
jl -taken cc.1
```


Operations

- vertical axis shows the time the instruction is executed
 - an operation cannot start with its operands
- time length measures latency

Operands

 arcs are only showed for operands that are used in the context of the execution unit

Visualizing instruction execution in P6: iterations of the same cycle on combine



AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12

9

Iteration 8

Iterations of the addition cycles: analysis with limited resources to a load incl. ledk.4 to a load incl. ledk.4 to a load incl. ledk.4 to a load incl. ledk.4

- only 2 integer units

10

11

12

13

 some options must be delayed, even if the operands are available


- priority: execution order in the code

Iteration 4

Performance

- expected CPE: 2.0

Visualizing instruction execution in P6: 4 iterations of the addition cycle on combine



- With unlimited resources
- Performance
 - it can start a new iteration at each clock cycle
 - theoretical CPE: 1.0
 - it requires parallel execution of 4 integer operations

AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12

10


Machine dependent optimization techniques: loop unroll (1)

100

Optimization 4:

- merges several (3) iterations in a single loop cycle
- reduces cycle overhead in loop iterations
- runs the extra work at the end
- -CPE: 1.33

Machine dependent optimization techniques: loop unroll (2)



AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12


Machine dependent optimization techniques: loop unroll (4)

CPE value for several cases of loop unroll:

Degree of Unroll		1	2	3	4	8	16
Integer	Addition	2.00	1.50	1.33	1.50	1.25	1.06
Integer	Product	4.00					
fp	Addition	3.00					
fp	Product	5.00					

- only improves the integer addition
 - · remaining cases are limited to the unit latency
- result does not linearly improve with the degree of unroll
 - · subtle effects determine the exact allocation of operations

Machine dependent optimization techniques: loop unroll (3)




Measured performance


- CPE: 1.33

- 1 iteration for each 4 cycles

AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12



the computation...



... the performance

-N elements, D cycles/operation


-N*D cycles



13

Machine dependent optimization techniques: ... versus parallel computation

Sequential ... versus parallel computation!




AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12


Machine dependent optimization techniques: loop unroll with parallelism (2)

- each product at the inner cycle does not depend from the other one...

- so, they can be pipelined

- known as iteration splitting





Machine dependent optimization techniques: loop unroll with parallelism (1)

```
void combine6(vec ptr v, int *dest)
  int length = vec length(v);
 int limit = length-1;
  int *data = get vec start(v);
  int x0 = 1:
  int x1 = 1;
  int i;
  /* junta 2 elem's de cada vez */
  for (i = 0; i < limit; i+=2) {
    x0 *= data[i];
    x1 *= data[i+1]:
  /* completa os restantes elem's */
  for (; i < length; i++) {
    x0 *= data[i];
  *dest = x0 * x1:
```


... versus parallel!

Optimization 5:

- accumulate in 2 different products
- · can be in parallel, if OP is associative!
- merge at the end
- -Performance
 - -CPE: 2.0
 - -improvement 2x

AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12

Machine dependent optimization techniques:



AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12

Iteration 3

Code optimization techniques: comparative analyses of combine

A

Method	Inte	ger	Real (single precision)		
	+	*	+	*	
Abstract -g	42.06	41.86	41.44	160.00	
Abstract -O2	31.25	33.25	31.25	143.00	
Move vec length	20.66	21.25	21.15	135.00	
Access to data	6.00	9.00	8.00	117.00	
Accum. in temp	2.00	4.00	3.00	5.00	
Unroll 4x	1.50	4.00	3.00	5.00	
Unroll 16x	1.06	4.00	3.00	5.00	
Unroll 2x, paral. 2x	1.50	2.00	2.00	2.50	
Unroll 4x, paral. 4x	1.50	2.00	1.50	2.50	
Unroll 8x, paral. 4x	1.25	1.25	1.50	2.00	
Theoretical Optimiz	1.00	1.00	1.00	2.00	
Worst : Best	39.7	33.5	27.6	80.0	

AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12

21

Limitation of parallelism: not enough registers

200

• combine

- integer multiplication
- 8x unroll & 8x parallelism
- 7 local variables share 1 register (%edi)
 - note the stack accesses
 - performance improvement is compromised...
 - consequence: register spilling

```
.L165:
    imull (%eax),%ecx
    movl -4(%ebp), %edi
    imull 4(%eax),%edi
    mov1 %edi,-4(%ebp)
    mov1 -8 (%ebp), %edi
    imull 8(%eax),%edi
    mov1 %edi,-8(%ebp)
    mov1 -12(%ebp), %edi
    imull 12(%eax),%edi
    mov1 %edi,-12(%ebp)
    mov1 -16(%ebp), %edi
    imull 16(%eax),%edi
    mov1 %edi,-16(%ebp)
    addl $32.%eax
    addl $8,%edx
    cmpl -32(%ebp),%edx
    jl .L165
                         23
```

Code optimization: ILP limitations

.O.

- It requires a lot of registers!
 - to save results from add/multip
 - only 6 integer registers in IA32
 - also used as pointers, loop control, ...
 - 8 fp registers
 - when registers aren't enough, temp's are pushed to the stack
 - cuts performance gains (see assembly in integer product with 8x unroll & 8x parallelism)
 - re-naming registers is not enough
 - it is not possible to reference more operands than those at the instruction set
 - · ... main drawback at the IA32 instruction set

Operations to parallelize must be associative!

- fp add & multipl in a computer is not associative!
 - (3.14+1e20)-1e20 not always the same as 3.14+(1e20-1e20)...

AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12

2

Last week homework

10

The problem:

- To identify all AMD and Intel processor microarchitecures from Hammer and Core till
 the latest releases, and build a table with:
 - # pipeline stages, # simultaneous threads, degree of superscalarity, vector support, # cores, type/speed of interconnectors,...
- · To identify the CPU generations at the SeARCH cluster

Expected table headings:

- 1								
- 1	Arch	Nama	Vaar	Pipeline Stages	Locus Width	Vootor Cunnort	Coroc	Intorfoco
- 1	UAICH	Name	Itai	Fibelille States	I ISSUE WIULII	vector Support	Cores	IIIILEITACE
	P			· ·po·····o o tagoo				

Example of a CPU generation at the cluster:

5a: Clovertown E5345 (4c, Core w/o HT, 2x4MB L2, 65nm, 2.33GHz)