Beyond Instruction-Level Parallelism



SIMD Parallelism

- Vector architectures
- SIMD extensions
- Graphics Processor Units (GPUs)

For x86 processors:

- Expected grow: 2 more cores/chip/year
- SIMD width: 2x every 4 years
- Potential speedup: SIMD 2x that from MIMD!



MSc Informatics Eng.

2011/12

A.J.Proença

Data Parallelism 1 (vector, SIMD ext., GPU)

(most slides are borrowed)

AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12

Introduction

M

- SIMD architectures can exploit significant datalevel parallelism for:
 - matrix-oriented scientific computing
 - media-oriented <u>image</u> and <u>sound</u> processors
- SIMD is more energy efficient than MIMD
 - only needs to fetch one instruction per data operation
 - makes SIMD attractive for personal mobile devices
- SIMD allows programmer to continue to think sequentially

3

Introducti



Introduction

Vector Architectures

- Basic idea:
 - Read sets of data elements into "vector" registers"

Vector Architecture

5

- Operate on those registers
- Store the results back into memory
- Registers are controlled by the compiler

Copyright © 2012, Elsevier Inc. All rights reserved.

- Used to hide memory latency
- Leverage memory bandwidth





Can overlap execution of multiple vector instructions - Consider machine with 32 elements per vector register and 8 lanes:



VMIPS Example architecture: VMIPS Loosely based on Cray-1 Vector registers Main memory Each register holds a 64-element, 64 bits/element vector Register file has 16 read ports and 8 write ports FP add/subtract Vector load/store Vector functional units FP multiply Fully pipelined, new op each clock-cycle FP divide Data & control hazards are detected Vector load-store unit Vector Integer Fully pipelined Logical 1 word/clock-cycle after initial latency Scalar registers Scalar 32 general-purpose registers register Crossbar switches 32 floating-point registers Copyright © 2012, Elsevier Inc. All rights reserved.

VMIPS Instructions

- ADDVV.D: add two vectors
- ADDVS.D: add vector to a scalar
- LV/SV: vector load and vector store from address
- Example: DAXPY

F0,a ; load scalar a L.D LV V1, Rx; load vector X MULVS.D V2,V1,F0 ; vector-scalar multiply LV V3, Ry; load vector Y ADDVV V4,V2,V3 ; add SV Ry, V4; store the result

Requires 6 instructions versus almost 600 for MIPS



M<

Vector Execution Time

- Execution time depends on three factors:
 - Length of operand vectors
 - Structural hazards
 - Data dependencies
- VMIPS functional units consume one element per clock cycle
 - Execution time is approximately the vector length
- Convoy
 - Set of vector instructions that could potentially execute together in one unit of time, *chime*

Copyright © 2012, Elsevier Inc. All rights reserved.



Challenges

Start up time

- Latency of vector functional unit
- Assume the same as Cray-1
 - Floating-point add => 6 clock cycles
 - Floating-point multiply => 7 clock cycles
 - Floating-point divide => 20 clock cycles
 - Vector load => 12 clock cycles
- Improvements:
 - > 1 element per clock cycle
 - Non-64 wide vectors
 - IF statements in vector code
 - Memory system optimizations to support vector processors
 - Multiple dimensional matrices
 - Sparse matrices
 - Programming a vector computer

M

M <

Copyright © 2012, Elsevier Inc. All rights reserved

Vector Length Register

10

- Handling vector length not known at compile time
- Use Vector Length Register (VLR)
- Use strip mining for vectors over the maximum length:

low = 0;

 $\label{eq:VL} VL = (n ~\% ~MVL); ~/*find odd-size piece using modulo op ~ */ for (j = 0; j <= (n/MVL); j=j+1) { /*outer loop*/ }$

- for (i = low; i < (low+VL); i=i+1) /*runs for length VL*/
 Y[i] = a * X[i] + Y[i] ; /*main operation*/</pre>
- low = low + VL; /*start of next vector*/
- VL = MVL; /*reset the length to maximum vector length*/



11

Vector Architectures

9

14

Vector Architectures

Handling IF statements in Vector Loops: for (i = 0; i < 64; i=i+1) if (X[i] != 0) X[i] = X[i] - Y[i]; Use vector mask register to "disable" elements: LV V1,Rx ;load vector X into V

LV	V1,Rx	;load vector X into V1
LV	V2,Ry	;load vector Y
L.D	F0,#0	;load FP zero into F0
SNEVS.D	V1,F0	;sets VM(i) to 1 if V1(i)!=F0
SUBVV.D	V1,V1,V2	;subtract under vector mask
SV	Rx,V1	;store the result in X

Copyright © 2012, Elsevier Inc. All rights reserved.

GFLOPS rate decreases!

M<

- Use non-unit stride (in VMIPS: load/store vector with stride)
- Bank conflict (stall) occurs when the same bank is hit faster than bank busy time:
 - #banks / Least_Common_Multiple (stride, #banks) < bank busy time</p>

15

Vector Architectures

13

Memory Banks

- Memory system must be designed to support high bandwidth for vector loads and stores
- Spread accesses across multiple banks
 - Control bank addresses independently
 - Load or store non sequential words
 - Support multiple vector processors sharing the same memory
- Example (Cray T932):
 - 32 processors, each generating 4 loads and 2 stores per cycle
 - Processor cycle time is 2.167 ns, SRAM cycle time is 15 ns
 - How many memory banks needed?



Copyright © 2012, Elsevier Inc. All rights reserved

Scatter-Gather

Handling sparse matrices in Vector Architectures: for (i = 0; i < n; i=i+1) A[K[i]] = A[K[i]] + C[M[i]];

Use index vector:

LV	Vk,	Rk	;load K
LVI	Va,	(Ra+Vk)	;load A[K[]]
LV	Vm,	Rm	;load M
LVI	Vc,	(Rc+Vm)	;load C[M[]]
ADDVV.D	Va,	Va, Vc	;add them
SVI	(Ra-	+Vk), Va	;store A[K[]]

M<





8/19/2009

John Kubiatowicz

Parallel Architecture: 37

SIMD Extensions

- Media applications operate on data types narrower than the native word size
 - Example: disconnect carry chains to "partition" adder
- Limitations, compared to vector instructions:
 - Number of data operands encoded into op code
 - No sophisticated addressing modes (strided, scattergather)
 - No mask registers

SIMD Implementations

- Implementations:
 - Intel MMX (1996)
 - Eight 8-bit integer ops or four 16-bit integer ops
 - Streaming SIMD Extensions (SSE) (1999)
 - Eight 16-bit integer ops
 - Four 32-bit integer/fp ops or two 64-bit integer/fp ops
 - Advanced Vector Extensions (2010)
 - Four 64-bit integer/fp ops
 - Operands must be in consecutive and aligned memory locations

19

SIMD Instruction Set Extensions





A Brief History of x86 SIMD



Graphical Processing Units

- Question to GPU architects:
 - Given the hardware invested to do graphics well, how can we supplement it to improve the performance Units of a wider range of applications?
- Key ideas:

M

- Heterogeneous execution model
 - CPU is the host, GPU is the device
- Develop a C-like programming language for GPU
- Unify all forms of GPU parallelism as CUDA thread
- Programming model follows SIMT: "Single Instruction Multiple Thread"

Copyright © 2012, Elsevier Inc. All rights reserved.

23

Example SIMD Code

Example DAXPY:

L.D	F0,a	;load scalar a	
MOV	F1, F0	;copy a into F1 for SIMD MUL	
MOV	F2, F0	;copy a into F2 for SIMD MUL	
MOV	F3, F0	;copy a into F3 for SIMD MUL	
DADDIU	R4,Rx,#512	;last address to load	
Loop:			
L.4D	F4,0[Rx]	;load X[i], X[i+1], X[i+2], X[i+3]	
MUL.4D	F4,F4,F0	;a×X[i],a×X[i+1],a×X[i+2],a×X[i+3]	
L.4D	F8,0[Ry]	;load Y[i], Y[i+1], Y[i+2], Y[i+3]	
ADD.4D	F8,F8,F4	;a×X[i]+Y[i],, a×X[i+3]+Y[i+3]	
S.4D	0[Ry],F8	<pre>;store into Y[i],Y[i+1],Y[i+2],Y[i+3]</pre>	
DADDIU	Rx,Rx,#32	; increment index to X	
DADDIU	Ry,Ry,#32	; increment index to Y	
DSUBU	R20,R4,Rx	;compute bound	
BNEZ	R20,Loop	;check if done	
Copyright © 2012, Elsevier Inc. All rights reserved. 2			

Classifying GPUs

- Don't fit nicely into SIMD/MIMD model
 - Conditional execution in a thread allows an illusion of MIMD
 - But with performance degredation
 - Need to write general purpose code with care

	Static: Discovered at Compile Time	Dynamic: Discovered at Runtime
Instruction-Level Parallelism	VLIW	Superscalar
Data-Level Parallelism	SIMD or Vector	GPU device

Performance gap between **GPUs and CPUs**



NVIDIA GPU Architecture

- Similarities to vector machines:
 - Works well with data-level parallel problems
 - Scatter-gather transfers
 - Mask registers
 - Large register files
- Differences:
 - No scalar processor
 - Uses multithreading to hide memory latency
 - Has many functional units, as opposed to a few deeply pipelined units like a vector processor

What is a core?

• Is a core an ALU?

- -ATI claims 800 streaming processors!!
 - 5 way VLIW * 16 way SIMD * 10 "SIMD cores"
- Is a core a SIMD vector unit?
 - -NVidia claims 512 streaming processors!!
 - 32 way SIMD * 16 "multiprocessors"
 - To match ATI, they could count another factor of 2 for dual-issue
- In these slides, we use core consistent with the CPU world - Superscalar, VLIW, SIMD are part of a core's architecture, not the #cores

AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12

26

Ultra-Threaded Dispatch Processor

+ +

 \uparrow \downarrow

t t

SIMD

Thread

The CUDA Programming Model

10.

- Compute Unified Device Architecture
- CUDA is a recent programming model, designed for
 - Manycore architectures
 - Wide SIMD parallelism
 - Scalability
- CUDA provides:
 - A thread abstraction to deal with SIMD
 - Synchr. & data sharing between small groups of threads
- CUDA programs are written in C with extensions
- · OpenCL inspired by CUDA, but hw & sw vendor neutral
 - Programming model essentially identical

AJProença, Computer Systems & Performance. MEI. UMinho. 2011/12

M<

27

Graphical Processing Units