
#### **Advanced Architectures**

#### **Beyond Instruction-Level Parallelism**



Introducti

AJProença, Advanced Architectures, MEI, UMinho, 2014/15

## Introduction

- SIMD architectures can exploit significant datalevel parallelism for:
  - matrix-oriented scientific computing
  - media-oriented image and sound processing
- SIMD is more energy efficient than MIMD
  - only needs to fetch one instruction per data operation
  - makes SIMD attractive for personal mobile devices
- SIMD allows programmers to continue to think sequentially




## **SIMD** Parallelism

- Vector architectures (slides 4 to 18)
- SIMD extensions (slides 19 to 22)
- Graphics Processor Units (GPUs) (next set)
- For x86 processors:
  - Expected grow: 2 more cores/chip/year
  - SIMD width: 2x every 4 years

M <

 Potential speedup: SIMD 2x that from MIMD!



M

3


Introduction

## **Vector Architectures**

- Basic idea:
  - Read sets of data elements (scattered in memory) into "vector registers"
  - Operate on those registers
  - Store/disperse the results back into memory
- Registers are controlled by the compiler

Copyright © 2012, Elsevier Inc. All rights reserved.


- Used to hide memory latency
- Leverage memory bandwidth



Vector Instruction Parallelism



Can overlap execution of multiple vector instructions - Consider machine with 32 elements per vector register and 8 lanes:



Complete 24 operations/cycle while issuing 1 short instruction/cycle 8/19/2009 John Kubiatowicz Parallel Architecture: 35



AJProença, Advanced Architectures, MEI, UMinho, 2014/15

M<

Vector Architecture

5


10

<ul> <li>ADDVV.D: add two vectors</li> <li>ADDVS.D: add vector to a scalar</li> <li>LV/SV: vector load and vector store from address</li> </ul>				
L.D FO,	,a ;	load scalar a		
LV V1,	,Rx ;	load vector X		
MULVS.D V2,	,V1,F0 ;	vector-scalar multiply		
LV V3,	,Ry ;	load vector Y		
ADDVV V4,	,V2,V3 ;	add		
SV Ry,	,V4 ;	store the result		

Requires the execution of 6 instructions versus almost 600 for MIPS (assuming DAXPY is operating on a vector with 64 elements)

Copyright © 2012, Elsevier Inc. All rights reserved.

M<



### **Vector Execution Time**

- Execution time depends on three factors:
  - Length of operand vectors
  - Structural hazards
  - Data dependencies
- VMIPS functional units consume one element per clock cycle
  - Execution time is approximately the vector length
- Convoy
  - Set of vector instructions that could potentially execute together in one unit of time, chime


M<

9

Vector Architecture

11

Copyright © 2012, Elsevier Inc. All rights reserved



Copyright © 2012, Elsevier Inc. All rights reserved.

# Vector Architectures

#### Vector Length Register (2) lector Architectures Handling vector length not known at compile time Use Vector Length Register (VLR) • Use strip mining for vectors over the maximum length: 10w = 0: VL = (n % MVL); /\*find odd-size piece using modulo op % \*/ for $(j = 0; j \le (n/MVL); j=j+1) \{ /*outer loop*/$ for (i = low; i < (low+VL); i=i+1) /\*runs for length VL\*/ Y[i] = a \* X[i] + Y[i] ; /\*main operation\*/low = low + VL; /\*start of next vector\*/ VL = MVL; /\*reset the length to maximum vector length\*/ Value of i Bange of i $(m+MVI)(m+2\times MVI)$ (n - MVI)(m-1) (m-1) (m-1) (m-1) (n-1) + MVI + 2 × MVI + 3 × MVI

## M<

Copyright © 2012, Elsevier Inc. All rights reserved.

## Memory Banks (4)

 Memory system must be designed to support high bandwidth for vector loads and stores

- Spread accesses across multiple banks
  - Control bank addresses independently
  - Load or store non sequential words
  - Support multiple vector processors sharing the same memory
- Example (Cray T932, 1996; Ford acquired 1 out of 13, \$39M):
  - 32 processors, each generating 4 loads and 2 stores per cycle
  - Processor cycle time is 2.167 ns, SRAM cycle time is 15 ns
  - How many memory banks needed?

## **Vector Mask Registers (3)**

- Handling IF statements in Vector Loops:
  - for (i = 0; i < 64; i=i+1)
    - if (X[i] != 0)
      - X[i] = X[i] Y[i];
- Use vector mask register to "disable" elements:

LV	V1,Rx	;load vector X into V1
LV	V2,Ry	;load vector Y
L.D	F0,#0	;load FP zero into FO
SNEVS.D	V1,F0	;sets VM(i) to 1 if V1(i)!=F0
SUBVV.D	V1,V1,V2	;subtract under vector mask
SV	Rx,V1	;store the result in X

#### GFLOPS rate decreases!

Stride (5)

M<

M<

Copyright © 2012, Elsevier Inc. All rights reserved

## Handling multidimensional arrays in Vector Architectures:

Vector Architectures

14

- Must vectorize multiplication of rows of B with columns of D
- Use non-unit stride (in VMIPS: load/store vector with stride)

for (i = 0; i < 100; i=i+1) {

A[i][j] = 0.0;

for (j = 0; j < 100; j=j+1) {

for (k = 0; k < 100; k=k+1)

- Bank conflict (stall) occurs when the same bank is hit faster than bank busy time:
  - #banks / Least Common Multiple (stride, #banks) < bank busy time</p>

A[i][j] = A[i][j] + B[i][k] \* D[k][j];



15

13

Vector Architectures



# Vector Architectures

## Scatter-Gather (6)

Handling <u>sparse matrices</u> in Vector Architectures: for (i = 0; i < n; i=i+1) A[K[i]] = A[K[i]] + C[M[i]]; Vector Architectures


17

#### Use index vector:

LV	Vk, Rk	;load K
LVI	Va, (Ra+Vk)	;load A[K[]]
LV	Vm, Rm	;load M
LVI	Vc, (Rc+Vm)	;load C[M[]]
ADDVV.D	Va, Va, Vc	;add them
SVI	(Ra+Vk), Va	;store A[K[]]

#### M<


Copyright © 2012, Elsevier Inc. All rights reserved.




## Vector Programming (7)

- Compilers are a key element to give hints on whether a code section will vectorize or not
- Check if loop iterations have data dependencies, otherwise vectorization is compromised
- Vector Architectures have a too high cost, but simpler variants are currently available on off-the-shelf devices; however:
  - most do not support non-unit stride => care must be taken in the design of data structures
  - same applies for gather-scatter...







No mask registers

M<

Copyright © 2012, Elsevier Inc. All rights reserved.


### **SIMD** Implementations

- Implementations:
  - Intel MMX (1996)
    - Eight 8-bit integer ops or four 16-bit integer ops
  - Streaming SIMD Extensions (SSE) (1999)
    - Eight 16-bit integer ops
    - Four 32-bit integer/fp ops or two 64-bit integer/fp ops
  - Advanced Vector eXtensions (AVX) (2010)
    - Eight 32-bit fp ops or Four 64-bit fp ops (integer in AVX-2)
    - 512-bits wide in AVX-512 (and also in Larrabee & MIC-KC)
  - Operands <u>must be in consecutive and aligned</u> memory locations

Copyright © 2012, Elsevier Inc. All rights reserved.

22

SIMD Instruction Set Extensions for Multimedia



#### A Brief History of x86 SIMD

21

#### **Example SIMD Code** Example DAXPY: L.D F0.a ;load scalar a MOV F1, F0 ; copy a into F1 for SIMD MUL F2, F0 MOV ; copy a into F2 for SIMD MUL MOV F3, F0 ; copy a into F3 for SIMD MUL DADDIU R4, Rx, #512 ; last address to load Loop: ;load X[i], X[i+1], X[i+2], X[i+3] L.4D F4,0[Rx] MUL.4D F4,F4,F0 ;a×X[i],a×X[i+1],a×X[i+2],a×X[i+3] L.4D F8,0[Rv] ;load Y[i], Y[i+1], Y[i+2], Y[i+3] ;a×X[i]+Y[i], ..., a×X[i+3]+Y[i+3] ADD.4D F8,F8,F4 0[Ry],F8 ;store into Y[i],Y[i+1],Y[i+2],Y[i+3] S.4D Rx, Rx, #32 ; increment index to X DADDIU ; increment index to Y DADDIU Rv, Rv, #32

MK

DSUBU

BNEZ

R20,R4,Rx

R20,Loop

; compute bound

; check if done

## **Graphical Processing Units**

- Question to GPU architects:
  - Given the hardware invested to do graphics well, how can we supplement it to improve the performance of a wider range of applications?
- Key ideas:
  - Heterogeneous execution model
    - CPU is the host, GPU is the device
  - Develop a C-like programming language for GPU
  - Unify all forms of GPU parallelism as CUDA\_threads
  - Programming model follows SIMT: "Single Instruction Multiple Thread"

Copyright © 2012, Elsevier Inc. All rights reserved.

#### 2

- Don't fit nicely into SIMD/MIMD model
  - Conditional execution in a thread allows an illusion of MIMD
    - But with performance degradation
    - Need to write general purpose code with care


	Static: Discovered at Compile Time	Dynamic: Discovered at Runtime
Instruction-Level Parallelism	VLIW	Superscalar
Data-Level Parallelism	SIMD or Vector	GPU device

AJProença, Advanced Architectures, MEI, UMinho, 2014/15


26

## Performance gap between NVidia GPUs and Intel CPUs

25




## Performance gap between several computing devices (SP)



#### **Classifying GPUs**

30

#### *# cores/processing elements in several devices*



## **NVIDIA GPU Architecture**

- Similarities to vector machines:
  - Works well with data-level parallel problems
  - Scatter-gather transfers
  - Mask registers
  - Large register files
- Differences:
  - No scalar processor
  - Uses multithreading to hide memory latency
  - Has many functional units, as opposed to a few deeply pipelined units like a vector processor

M<

Copyright  $\ensuremath{\textcircled{\sc c}}$  2012, Elsevier Inc. All rights reserved.