Advanced Architectures

10.

MSc Informatics Eng.

2014/15

A.J.Proença

From ILP to Multithreading

(most slides are borrowed)

AJProença, Advanced Architectures, MEI, UMinho, 2014/15

Multiple Issue and Static Scheduling

- To achieve CPI < 1, need to complete</p> multiple instructions per clock
- Solutions:
 - statically scheduled superscalar processors
 - VLIW (very long instruction word) processors
 - dynamically scheduled superscalar processors

Processor arch: beyond Instruction-Level Parallelism

1



10

- Ideal pipeline CPI + 1
- · Structural stalls +
- · Data hazard stalls +
- Control stalls +
- Memory stalls ... cache techniques V...
- > Multiple issue =>
 - find enough parallelism to keep pipeline(s) occupied
- > Multithreading =>
 - find ways to keep pipeline(s) occupied
- Insert data parallelism features (next set of slides)

AJProença, Advanced Architectures, MEI, UMinho, 2014/15

Multiple Issue

Common name	lssue structure	Hazard detection	Scheduling	Distinguishing characteristic	Examples
Superscalar (static)	Dynamic	Hardware	Static	In-order execution	Mostly in the embedded space: MIPS and ARM, including the ARM Corftex A8, Atom
Superscalar (dynamic)	Dynamic	Hardware	Dynamic	Some out-of-order execution, but no speculation	None at the present
Superscalar (speculative)	Dynamic	Hardware	Dynamic with speculation	Out-of-order execution with speculation	Intel Core i3, i5, i7; AMD Phenom; IBM Power 7
VLIW/LIW	Static	Primarily software	Static	All hazards determined and indicated by compiler (often implicitly)	Most examples are in signal processing, such as the TI C6x
EPIC	Primarily static	Primarily software	Mostly static	All hazards determined and indicated explicitly by the compiler	Itanium

EPIC: Explicitly Parallel Instruction Computer



Multiple Issue and Static Scheduling

2

Multithreading

- Performing multiple threads of execution in parallel
 - Replicate registers, PC/IP, etc.
 - Fast switching between threads
- Fine-grain multithreading / time-multiplexed MT
 - Switch threads after each cycle
 - Interleave instruction execution
 - If one thread stalls, others are executed
- Coarse-grain multithreading
 - Only switch on long stall (e.g., L2-cache miss)
 - Simplifies hardware, but doesn't hide short stalls (eg, data hazards)

MK

Chapter 7 — Multicores, Multiprocessors, and Clusters — 5


Simultaneous Multithreading

- In multiple-issue dynamically scheduled processor
 - Schedule instructions from multiple threads
 - Instructions from independent threads execute when function units are available
 - Within threads, dependencies handled by scheduling and register renaming
- Example: Intel Pentium-4 HT
 - Two threads: duplicated registers, shared function units and caches

HT: Hyper-Threading, Intel trade mark for their SMT implementation MT in Xeon Phi: 4-way SMT with time-mux MT, **not HT**!

Chapter 7 — Multicores, Multiprocessors, and Clusters — 6

Multithreading Example



Instruction and Data Streams

An alternate classification

		Data Streams		
		Single	Multiple	
Instruction Streams	Single	SISD: Intel Pentium 4	SIMD: SSE instructions of x86	
	Multiple	MISD : No examples today	MIMD: Intel Xeon e5345	

- SPMD: Single Program Multiple Data
 - A parallel program on a MIMD computer
 - Conditional code for different processors



Introduction

Introduction to multithreading

- Thread-Level parallelism
 - Have multiple program counters
 - Uses MIMD model
 - Targeted for tightly-coupled shared-memory multiprocessors
- For *n* processors, need *n* threads
- Amount of computation assigned to each thread = grain size
 - Threads can be used for data-level parallelism, but the overheads may outweigh the benefit



Copyright © 2012, Elsevier Inc. All rights reserved.

Reading suggestions (from CAQA 5th Ed)


∞


- Concepts and challenges in ILP: section 3.1
- Exploiting ILP w/ multiple issue & static scheduling: 3.7
- Exploiting ILP w/ dyn sched, multiple issue & specul: 3.8
- Multithread: exploiting TLP on uniprocessors: 3.12
- Multiprocessor cache coherence and snooping coherence protocol with example: 5.2
- Basics on directory-based cache coherence: 5.4
- Models of memory consistency: 5.6
- A tutorial by Sarita Ave & K. Gharachorloo (see link at website)

Introduction

Types

- Symmetric multiprocessors (SMP)
 - Small number of cores/devices
- Share single memory with uniform memory latency (...NUMA)
- Distributed shared memory (DSM)
 - Memory distributed among processors
 - Non-uniform memory access/ latency (NUMA)
 - Processors connected via direct (switched) and non-direct (multi-hop) interconnection networks





Copyright © 2012, Elsevier Inc. All rights reserved

10