Figure 6.13 DMA and Interrupt Breakpoints During an Instruction Cycle