Figure 7.22 Pentium II Memory Address Translation Mechanisms