#### **MSc Informatics Eng.**

2015/16
A.J.Proença


## Data Parallelism 3 (MIC/CUDA programming) (most slides are borrowed)

AJProença, Advanced Architectures, MEI, UMinho, 2015/16

Programming Models for Intel® Xeon® processors and Intel® Many Integrated Core (Intel MIC) Architecture

Scott McMillan Senior Software Engineer Software & Services Group

April 11, 2012
TACC-Intel Highly Parallel Computing Symposium



#### **Programming Intel® MIC-based Systems** MPI+Offload


 MPI ranks on Intel<sup>®</sup> Xeon<sup>®</sup> processors (only)


 All messages into/out of processors

· Offload models used to accelerate MPI ranks

 Intel® Cilk™ Plus, OpenMP\*, Intel® Threading Building Blocks, Pthreads\* within Intel® MIC

 Homogenous network of hybrid nodes:







#### **Offload Code Examples**

#### • C/C++ Offload Pragma

```
#pragma offload target (mic)
#pragma omp parallel for reduction(+:pi)
for (i=0; i<count; i++) {
    float t = (float)((i+0.5)/count);
    pi += 4.0/(1.0+t*t);
}
pi /= count;</pre>
```

#### Function Offload Example

Cilk Shared class common obj1, obj2;

\_Cilk\_spawn \_Offload obj1.process();

\_Cilk\_spawn



obj2.process();

12


## Programming Intel® MIC-based Systems Many-core Hosted


 MPI ranks on Intel® MIC (only)

 All messages into/out of Intel® MIC

 Intel® Cilk™ Plus, OpenMP\*, Intel® Threading Building Blocks, Pthreads used directly within MPI processes

 Programmed as homogenous network of many-core CPUs:









#### Programming Intel® MIC-based Systems Symmetric

- MPI ranks on Intel® MIC and Intel® Xeon® processors
- Messages to/from any core
- Intel® Cilk™ Plus, OpenMP\*, Intel® Threading Building Blocks, Pthreads\* used directly within MPI processes
- Programmed as heterogeneous network of homogeneous nodes:








14

## **Keys to Productive Performance on Intel® MIC Architecture**

- Choose the right Multi-core centric or Many-core centric model for your application
- Vectorize your application (today)
  - Use the Intel vectorizing compiler
- Parallelize your application (today)
  - With MPI (or other multi-process model)
  - With threads (via Intel® Cilk™ Plus, OpenMP\*, Intel® Threading Building Blocks, Pthreads, etc.)
- Go asynchronous to overlap computation and communication




#### **Options for Thread Parallelism**





16

#### **Options for Vectorization**



#### **Summary**

- Intel® MIC Architecture offers familiar and flexible programming models
- Hybrid MPI/threading is becoming increasingly important as core counts grow
- Intel tools support hybrid programming today, exploiting existing standards
- Hybrid parallelism on Intel® Xeon® processors + Intel® MIC delivers superior productivity through code reuse
- Hybrid programming today on Intel® Xeon® processors readies you for Intel® MIC



10

# Intel® Many Integrated Core Architecture: An Overview and Programming Models

Jim Jeffers
SW Product Application Engineer
Technical Computing Group



#### "Stand-alone" Intel® MIC Architecture Computing Environment

- Intel® MIC Architecture software environment includes a highly functional, Linux\* OS running on the co-processor with:
  - A familiar interactive shell
  - IP Addressability [headless node]
  - A local file system with subdirectories, file reads, writes, etc
  - standard i/o including printf
  - Virtual memory management
  - Process, thread management & scheduling
  - Interrupt and exception handling
  - Semaphores, mutexes, etc...
- · What does this mean?
  - A large majority of existing code even with OS oriented calls like fork() can port with a simple recompile
  - Intel MIC Architecture natively supports parallel coding models like Intel\* Cilk™ Plus, Intel\* Threading Building Blocks, pThreads\*, OpenMP\*

```
fooey.c

main()
{
    printf("running Foo()\n");
    Foo();
}

Foo()
{
    printf("fooey\n");
}
```

Intel MIC Architecture (Knights Corner console)

mymic>ls
fooey
mymic>./fooey
running Foo()
fooey
mymic>



3/13/2012

Copyright © 2012, Intel Corporation. All rights reserved.

19

Intel\* Many Integrated Core Architecture (Intel\* MIC Architecture)

#### Stand-alone Example: Computing Pi

Original Source Code
Compiler command line switch targets platform



#### Co-Processing Example: Computing Pi

```
# define NSET 1000000
int main ( int argc, const char** argv )
    long int i;
    float num_inside, Pi;
    num inside = 0.0f;
    #pragma offload target (MIC)
    #pragma omp parallel for reduction(+:num_inside)
    for( i = 0; i < NSET; i++ )
           float x, y, distance_from_zero;
                       // Generate x, y random numbers in [0,1)
x = float(rand()) / float(RAND_MAX + 1);
                       y = float(rand()) / float(RAND_MAX + 1);
                        distance_from_zero = sqrt(x*x + y*y);
                        if ( distance_from_zero <= 1.0f )</pre>
                        num_inside += 1.0f;
   Pi = 4.0f * ( num_inside / NSET );
   printf("Value of Pi = %f \n",Pi);
```

#### A one line change from the CPU version



3/13/2012

Copyright © 2012, Intel Corporation. All rights reserved

#### The CUDA programming model

#### 众人

- Compute Unified Device Architecture
- CUDA is a recent programming model, designed for
  - a multicore CPU host coupled to a many-core device, where
  - devices have wide SIMD/SIMT parallelism, and
  - the host and the device do not share memory
- · CUDA provides:
  - a thread abstraction to deal with SIMD
  - synchr. & data sharing between small groups of threads
- CUDA programs are written in C with extensions
- OpenCL inspired by CUDA, but hw & sw vendor neutral
  - programming model essentially identical

#### **CUDA Devices and Threads**

#### XX

- A compute device
  - is a coprocessor to the CPU or host
  - has its own DRAM (device memory)
  - runs many threads in parallel
  - is typically a GPU but can also be another type of parallel processing device
- Data-parallel portions of an application are expressed as device kernels which run on many threads - SIMT
- Differences between GPU and CPU threads
  - GPU threads are extremely lightweight
    - very little creation overhead, requires LARGE register bank
  - GPU needs 1000s of threads for full efficiency
    - multi-core CPU needs only a few


AJProença, Advanced Architectures, MEI, UMinho, 2015/16

17

## CUDA basic model: Single-Program Multiple-Data (SPMD)

#### 众人

- CUDA integrated CPU + GPU application C program
  - Serial C code executes on CPU
  - Parallel Kernel C code executes on GPU thread blocks



© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2009 ECE 498AL, University of Illinois, Urbana-Champaign

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2009 ECE 498AL, University of Illinois, Urbana-Champaign

#### Programming Model: SPMD + SIMT/SIMD

Serial

Code

#### 众人

- Hierarchy
  - Device => Grids
  - Grid => Blocks
  - Block => Warps
  - Warp => Threads
- Single kernel runs on multiple blocks (SPMD)
- Threads within a warp are executed in a lock-step way called singleinstruction multiple-thread (SIMT)
- Single instruction are executed on multiple threads (SIMD)
  - Warp size defines SIMD granularity (32 threads)
- Synchronization within a block uses shared memory

Kernel Block Block (1, 0)(2, 0)(0, 0)Block Block Block (0, 1)(2, 1)Serial Code Grid 2 Kernel Block (1, 1) Thread Thread Thread **Courtesy NVIDIA** Thread

GPU


Grid 1

AJProença, Advanced Architectures, MEI, UMinho, 2015/16

## The Computational Grid: Block IDs and Thread IDs

#### 众人

- A kernel runs on a computational grid of thread blocks
  - Threads share global memory
- Each thread uses IDs to decide what data to work on
  - Block ID: 1D or 2D
  - Thread ID: 1D, 2D, or 3D
- A thread block is a batch of threads that can cooperate by:
  - Sync their execution w/ barrier
  - Efficiently sharing data through a low latency shared memory
  - Two threads from two different blocks cannot cooperate



© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2009 ECE 498AL, University of Illinois, Urbana-Champaign

#### **Example**

- Multiply two vectors of length 8192
  - Code that works over all elements is the grid
  - Thread blocks break this down into manageable sizes
     512 threads per block
  - SIMD instruction executes 32 elements at a time
  - Thus grid size = 16 blocks
  - Block is analogous to a strip-mined vector loop with vector length of 32
  - Block is assigned to a multithreaded SIMD processor by the thread block scheduler
  - Current-generation GPUs (Fermi) have 7-16 multithreaded SIMD processors



Copyright © 2012, Elsevier Inc. All rights reserved.

21

#### Terminology (and in NVidia)


- Threads of SIMD instructions (warps)
  - Each has its own IP (up to 48/64 per SIMD processor, Fermi/Kepler)
  - Thread scheduler uses scoreboard to dispatch
  - No data dependencies between threads!
  - Threads are organized into blocks & executed in groups of 32 threads (thread block)
    - Blocks are organized into a grid
- The <u>thread block scheduler</u> schedules blocks to SIMD processors (Streaming Multiprocessors)
- Within each SIMD processor:
  - 32 SIMD lanes (thread processors)
  - Wide and shallow compared to vector processors

#### CUDA Thread Block

#### 众入


- Programmer declares (Thread) Block:
  - Block size 1 to 512 concurrent threads
  - Block shape 1D, 2D, or 3D
  - Block dimensions in threads
- · All threads in a Block execute the same thread program
- · Threads share data and synchronize while doing their share of the work
- Threads have thread id numbers within Block
- Thread program uses thread id to select work and address shared data

**CUDA Thread Block** 



AJProença, Advanced Architectures, MEI, UMinho, 2015/16

#### Parallel Memory Sharing



© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2009 ECE 498AL, University of Illinois, Urbana-Champaign


24

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2009 ECE 498AL, University of Illinois, Urbana-Champaign

#### **CUDA Memory Model Overview**

#### 众人


- Each thread can:
  - R/W per-thread registers
  - R/W per-thread local memory
  - R/W per-block shared memory
  - R/W per-grid global memory
  - Read only per-grid constant memory
  - Read only per-grid texture memory
- The host can R/W global, constant, and texture memories



AJProença, Advanced Architectures, MEI, UMinho, 2015/16

#### Hardware Implementation: **Memory Architecture**

- Device memory (DRAM)
  - Slow (2~300 cycles)
  - Local, global, constant, and texture memory
- On-chip memory
  - Fast (1 cycle)
  - Registers, shared memory, constant/texture cache



Courtesy NVIDIA

# **Graphical Processing Units**

### **NVIDIA GPU Memory Structures**

- Each SIMD Lane has private section of off-chip **DRAM** 
  - "Private memory" (Local Memory)
  - Contains stack frame, spilling registers, and private variables
- Each multithreaded SIMD processor also has local memory (Shared Memory)
  - Shared by SIMD lanes / threads within a block
- Memory shared by SIMD processors is GPU Memory (Global Memory)
  - Host can read and write GPU memory




Copyright © 2012, Elsevier Inc. All rights reserved.

27


**Graphical Processing Units** 

#### **Example**



29

#### **Vector Processor versus CUDA core**





Copyright © 2012, Elsevier Inc. All rights reserved.

## **Conditional Branching**

- Like vector architectures, GPU branch hardware uses internal masks
- Also uses
  - Branch synchronization stack
    - Entries consist of masks for each SIMD lane
    - I.e. which threads commit their results (all threads execute)
  - Instruction markers to manage when a branch diverges into multiple execution paths
    - Push on divergent branch
  - ...and when paths converge
    - Act as barriers
    - Pops stack
- Per-thread-lane 1-bit predicate register, specified by programmer