Advanced Architectures

*1*00

Master Informatics Eng.

2015/16

A.J.Proença

From ILP to Multithreading

(most slides are borrowed)

AJProença, Advanced Architectures, MEI, UMinho, 2015/16

Multiple Issue and Static Scheduling

- To achieve CPI < 1, need to complete multiple instructions per clock cycle
- Solutions:
 - statically scheduled superscalar processors
 - VLIW (very long instruction word) processors
 - dynamically scheduled superscalar processors

Processor arch: beyond Instruction-Level Parallelism

1

1

X

- When exploiting ILP, goal is to minimize CPI
 - > Pipeline CPI (efficient to exploit loop-level parallelism) =>
 - Ideal pipeline CPI +
 - Structural stalls +
 - Data hazard stalls +
 - Control stalls +
 - Memory stalls ... cache techniques V...
 - > Multiple issue =>
 - find enough parallelism to keep pipeline(s) occupied
- Multithreading =>

> find additional ways to keep pipeline(s) occupied

Insert data parallelism features ...(next set of slides)
AJProence. Advanced Architectures. MEI. UMinho. 2015/16

Multiple Issue

| Common name | lssue structure | Hazard detection | Scheduling | Distinguishing characteristic | Examples |
|------------------------------|--------------------|-----------------------|--------------------------|---|--|
| Superscalar (static) | Dynamic | Hardware | Static | In-order execution | Mostly in the embedded space: MIPS and ARM, including the ARM Coretex A8, Atom |
| Superscalar (dynamic) | Dynamic | Hardware | Dynamic | Some out-of-order execution, but no speculation | None at the present |
| Superscalar (speculative) | Dynamic | Hardware | Dynamic with speculation | Out-of-order execution with speculation | Intel Core i3, i5, i7; AMD Phenom; IBM Power 7 |
| VLIW/LIW | Static | Primarily software | Static | All hazards determined and indicated by compiler (often implicitly) | Most examples are in signal processing, such as the TI C6x |
| EPIC | Primarily static | Primarily software | Mostly static | All hazards determined and indicated explicitly by the compiler | Itanium |

EPIC: Explicitly Parallel Instruction Computer



2

Multithreading

- Performing multiple threads of execution in parallel
 - Replicate registers, PC/IP, etc.
 - Fast switching between threads
- Fine-grain multithreading / time-multiplexed MT
 - Switch threads after each cycle
 - Interleave instruction execution
 - If one thread stalls, others are executed
- Coarse-grain multithreading
 - Only switch on long stall (e.g., L2-cache miss)
 - Simplifies hardware, but doesn't hide short stalls (eg, data hazards)

MK

Chapter 7 — Multicores, Multiprocessors, and Clusters — 5

Simultaneous Multithreading

- In multiple-issue dynamically scheduled processor
 - Schedule instructions from multiple threads
 - Instructions from independent threads execute when function units are available
 - Within threads, dependencies handled by scheduling and register renaming
- Example: Intel Pentium-4 HT
 - Two threads: duplicated registers, shared function units and caches

HT: Hyper-Threading, Intel trade mark for their SMT implementation MT in Xeon Phi: 4-way SMT with time-mux MT, not HT!

MK

As seen before...

Chapter 7 — Multicores, Multiprocessors, and Clusters — 6

Multithreading Example



