Sistemas Digitais I

LESI - 2° ano


Lesson 4 - Combinational Systems Principles

Prof. João Miguel Fernandes (miguel@di.uminho.pt)

Dept. Informática


- Circuit Analysis (1) -

- After having a formal description of the logic function, we can:
 - Determine the behaviour of the circuit for various input combinations.
 - Manipulate the algebraic description to suggest different circuit structures.
 - Transform the algebraic description into a standard form (example: PLD).
 - Use the algebraic description of the circuit to analyse a larger system that includes it as a subsystem.



- Circuit Analysis (2) -


We can obtain the truth table by going through all input combinations.



- From the truth table we can directly write a logic expression.
- This technique is time-consuming and only works for small number of input variables.

- Circuit Analysis (3) -

From inputs to outputs




• $F = ((X+Y') \cdot Z) + (X' \cdot Y \cdot Z')$

- Circuit Analysis (4) -

After some algebraic transformation


$$F = ((X+Y') \cdot Z) + (X' \cdot Y \cdot Z')$$
$$= (X \cdot Z) + (Y' \cdot Z) + (X' \cdot Y \cdot Z')$$



- Circuit Analysis (5) -


■ F =
$$((X+Y') \cdot Z) + (X' \cdot Y \cdot Z')$$

= $(X+Y'+X') \cdot (X+Y'+Y) \cdot (X+Y'+Z') \cdot (Z+X') \cdot (Z+Y) \cdot (Z+Z')$
= $1 \cdot 1 \cdot (X+Y'+Z') \cdot (Z+X') \cdot (Z+Y) \cdot 1 =$
= $(X+Y'+Z') \cdot (X'+Z) \cdot (Y+Z)$




- Circuit Synthesis (1) -

- The starting point for designing combinational circuits is usually a description written in natural language (Portuguese, for example).
- Example: Construction of an alarm circuit. "The ALARM output is 1 if the PANIC input is 1, or if the ENABLE input is 1, the EXITING input is 0, and the house is not secure. The house is secure if the WINDOW, DOOR and GARAGE inputs are all 1".
- ALARM = PANIC + ENABLE·EXITING'·SECURE'
 SECURE = WINDOW·DOOR·GARAGE



- Circuit Synthesis (2) -


- ALARM = PANIC + ENABLE·EXITING'·SECURE'
 SECURE = WINDOW·DOOR·GARAGE
- ALARM = PANIC + ENABLE·EXITING'·(WINDOW·DOOR·GARAGE)'
- ALARM = PANIC + ENABLE·EXITING'·(WINDOW'+DOOR'+GARAGE')
- ALARM = PANIC + ENABLE·EXITING'·WINDOW' + ENABLE·EXITING'·DOOR' + ENABLE·EXITING'·GARAGE'



- Circuit Synthesis (3) -

- Other times, the description starts with a list of the input combinations for which a signal should be on or off (equivalent to a truth table).
- Example: Construction of a circuit that detects 4-bit prime numbers.
 "Given a 4-bit input combination N=N₃N₂N₁N₀, the circuit produces a 1 output for N=1,2,3,5,7,11,13."
- $F = \sum_{N_3,N_2,N_1,N_0} (1,2,3,5,7,11,13) = N_3' \cdot N_2' \cdot N_1' \cdot N_0 + N_3' \cdot N_2' \cdot N_1 \cdot N_0 + N_3 \cdot N_2' \cdot N_1' \cdot N_0$

- Circuit Synthesis (4) -




- Circuit Manipulations (1) -


- We have described methods that use AND, OR, and NOT gates.
- In some situations, we might like to use NAND or NOR gates (they are faster than ANDs and ORs in most technologies).
- However, most people don't develop logic propositions in terms of NAND and NOR connectives.
- Nobody says: "I don't like a girl, if she is not smart or not pretty and also if she is not rich or not friendly". [G' = (S'+P') · (R'+F')]
- It is more common to say: "I like a girl, if she is smart and pretty or if she is rich and friendly". [G = (S⋅P) + (R⋅F)]
- Any logic expression can be transformed into an equivalent sum-ofproducts (SOP) expression and implement with AND and OR gates.

- Circuit Manipulations (2) -

 A 2-level AND-OR circuit may be converted to a 2-level NAND-NAND circuit simply by substituting gates.




• If any product terms in the sum-of-products expression contain just a single literal, inverters may appear or disappear.




- Circuit Manipulations (3) -

- Any sum-of-products (SOP) expression can be realised in either two ways (AND-OR circuit or NAND-NAND circuit).
- The principle of duality can be applied to this rule:
 Any product-of-sums (POS) expression can be realised in either two ways (OR-AND circuit or NOR-NOR circuit).



- Circuit Manipulations (4) -


These manipulations can be applied to arbitrary logic circuits.



The (d) solution is better than the (c) solution.

- Circuit Manipulations (5) -

- Any set of logic-gate types that can realize any logic function is called a complete set.
- 2-input AND gates, 2-input OR gates and inverters form a complete set.
- Any logic function can be expressed as a sum-of-products of variables and their complements, and AND and OR gates with any number of inputs can be made from 2-input gates.




- Minimisation (1) -


- It is uneconomical to realise a logic function directly from the first expression that comes up.
- Canonical (sum and product) expressions are especially expensive.
- Logic minimisation uses several techniques to obtain the simplest gate-level implementation of a Boolean function.
- But simplicity depends on the metric used.
- Three possible metrics that can be used are:
 - number of literals
 - number of gates
 - number of cascaded levels of gates

- Minimisation (2) -

- The <u>number of literals</u> measure the amount of wiring needed to implement a function.
- The <u>number of gates</u> measures circuit area.
- There is a relation between the number of gates in a design and the number of components needed for its implementation.
- The <u>number of levels of gates</u> is related with the circuit's delay.
- Reducing the number of levels reduces overall delay.
- However, putting a circuit in a form suitable for minimum delay rarely yields an implementation with the fewest or simplest gates.
- It is not possible to minimise all three metrics at the same time.

- Minimisation (3) -





Two-Level Realization (inverters don't count)

Multi-Level Realization

- + Reduced Gate Fan-ins
- Bigger number of levels

Complex Gate: XOR

- + Fewest Gates
- Increased Delay

- Minimisation (4) -

- Minimisation techniques reduce the number and size of gates that are needed to build a circuit, thus decreasing the cost of the system.
- The minimisation methods reduce the cost of a 2-level AND-OR or OR-AND circuit by:
 - minimising the number of first-level gates;
 - minimising the number of inputs on each first-level gate;
 - minimising the number of inputs on each second-level gate;

4. Containation a Pinciples


Whimisation (5)

The minimisation methods do not consider the cost of input inverters.

-based design).

- They also assume that the function to be minimised is represented as a truth table or as a minterm or maxterm list.
- Minimisation is based on theorems T10 and T10': product·Y + product·Y' = product (sum+Y) · (sum+Y') = sum
- If two terms differ only in one variable, they can be combined into a single term with one less variable.
- One gate is saved and the remaining one has one fewer input.


- Minimisation (6) -



$$F = A B' + A B = A (B' + B) = A$$

B's values change within the on-set rows B is eliminated, A remains

A's values don't change within the on-set rows



$$G = A' B' + A B' = (A' + A) B' = B'$$

B's values stay the same within the on-set rows

A is eliminated, B remains


A's values change within the on-set rows

Essence of Simplification:

Find two element subsets of the ON-set where only one variable changes its value. This single varying variable can be eliminated!


- Minimisation (7) -

- Let us apply this technique to the prime-number detector function.
- $F = \sum_{N_3 N_2, N_1, N_0} (1235711, 13) = N_3' \cdot N_2' \cdot N_1' \cdot N_0 + N_3' \cdot N_2 \cdot N_1' \cdot N_0 + N_3' \cdot N_2 \cdot N_1 \cdot N_0 + N_3' \cdot N_2 \cdot N_1' \cdot N_0 + N_3' \cdot N_2 \cdot N_1' \cdot N_0 + N_1' \cdot N_0 + N_2 \cdot N_1 + N_3' \cdot N_2 \cdot N_0) + (N_3 \cdot N_1' \cdot N_0 \cdot N_2 \cdot N_1 \cdot N_1 \cdot N_1 \cdot N_1 \cdot N_1 \cdot N_2 \cdot N_1 \cdot N_1 \cdot N_1 \cdot N_2 \cdot N_1 \cdot N_1 \cdot N_2 \cdot N_1 \cdot N_1 \cdot N_2 \cdot N_2 \cdot N_1 \cdot N_2 \cdot N_1 \cdot N_2 \cdot N_1 \cdot N_2 \cdot N_2 \cdot N_2 \cdot N_1 \cdot N_2 \cdot$



- Karnaugh Maps (1) -

- It is hard to find terms that can be combined.
- A <u>Karnaugh map</u> is a graphical representation of a logic function's truth table.
- The map for an n-input logic function is an array with 2ⁿ cells, one for each minterm.





- Karnaugh Maps (2) -

- The Karnaugh maps used to represent 5- and 6-variable functions are not as convenient as 2-, 3- and 4-variable maps, since adjacency is more difficult to visualize.
- In a 5-variable map, we need to use 2 4-variable maps that are located next to each other.
- In this representation, we assume that one map is overlaid on top of


the other, so as to create a 3-dimensional object.

 Each square is adjacent to 5 squares (4 on its map and 1 on the other one).





- Karnaugh Maps (3) -





Karnaugh Maps -


- To represent a logic function on a Karnaugh map, copy 1s and 0s from the truth table to the corresponding map's cells.
- Each map cell corresponds to a minterm of the function.

Х	Υ	Z	F					Y
0	0	0	0	XY				^
0	0	1	1	7	00	01	11	10
)	1	0	1	- - [0	2	6	4
)	1	1	0	0	0	1	0	0
	0	0	0	- 1	1	3_	7	5
1	0	1	1		1	0	1	1
1	1	0	0					1
1	1	1	1				Υ	

In real life, we just copy 1s or 0s (not both) to the cells, depending on








- In gener d, ½ 1-cells may be combined to form a product term containing n-i literals (n = number of variables).
- Rule for combining 1-cells:
 - A set of 2ⁱ 1-cells may be combined if there are i variables that take on all 2ⁱ combinations within that set, while the remaining n-i variables have the same value throughout that set.
 - The respective product term has n-i literals, where a variable is complemented if it appears as 0 in all of the 1-cells, and uncomplemented if it appears as 1.
- Graphically, we can circle rectangular sets of 2ⁿ 1-cells.

- Karnaugh Maps (9) -

- From the 1-cell circles, obtain the corresponding product term:
 - If a circle covers only areas of the map where the variable is 0 (1), then the variable is complemented (uncomplemented) in the product term.
 - If a circle covers areas of the map where the variable is 0 and 1, then the variable does not appear in the product term.



- Karnaugh Maps (10) -

- A <u>minimal sum</u> of a logic function F is a sum-of-products expression for F such that no sum-of-products expression for F has fewer product terms, and any sum of products expression with the same number of product terms has at least as many literals.
- The minimal sum has the fewest possible product terms (1st level gates and 2nd level gate inputs) and the fewest possible literals (1st level gate inputs).
- A logic function P <u>implies</u> a logic function F (P \Rightarrow F) if for every input combination such that P=1, then F=1 also. F <u>includes</u> or <u>covers</u> P.
- A <u>prime implicant</u> of a logic function F is a normal product term P that implies F, such that if any variable is removed from P, then the resulting product term does not imply F.

- Karnaugh Maps (11) -

- In terms of a Karnaugh map, a prime implicant of F is a circled set of 1-cells, such that if we try to make it larger (covering twice as many cells), it covers one or more 0s.
- Prime-Implicant Theorem: A minimal sum is a sum of prime implicants.
- To find a minimal sum, we need not consider any product terms that are not prime implicants.
- The sum of all the prime implicants of a function is called a <u>complete</u> sum.
- The complete sum is not necessarily a minimal one.

- Karnaugh Maps (12) -

Algorithm: Minimum SOP Expression from a Karnaugh

Step 1: Choose an "1" not already covered by an implicant.

Find "maximal" groupings of 1s (and Xs) adjacent to that element.

Remember to consider top/bottom row, left/right column, and con e adjace noi s. This forms a pi ne implicant.

RepeatStep 1 to fin dal prime implicants

Step 2: Visit a "1'. If it is covered by a single poine implicant, it is essential, and participate sint he find expression. The 1 s covered by it ob not need to be revisited.

RepeatStep 2 until alles sential primei mplicants have bee mfound


Step 3 If the ne nem ain 1 s not covered by essential prime implicants, then see of the small est number of prime implicants that cover the remaining 1s.

- Karnaugh Maps (13) -

- $F = \sum_{W,X,Y,Z} (1,3,4,5,9,11,12,13,14,15)$
- The function has 5 prime implicants.
- The minimal sum includes only 3 prime implicants:

$$F = X \cdot Y' + X' \cdot Z + W \cdot X$$

How to determine which prime implicants to include?




4. © m bin ation a I P rin cip les


- Karnaugh Maps (14) -

- A <u>distinguished 1-cell</u> of a logic function is an input combination that is covered by only one prime implicant.
- An <u>essential prime implicant</u> of a logic function is a prime implicant that covers one or more distinguished 1-cells.
- Essential prime implicants <u>must</u> be included in every minimal sum.
- The 1st step in the prime implicant selection is identifying the distinguished 1-cells and including the corresponding prime implicants.
- Then, one needs only to determine how to cover the 1-cells, if any, that are not covered by the essential prime implicants.


- Karnaugh Maps (15) -



$$F = \Sigma_{W,X,Y,Z}(2,3,4,5,6,7,11,13,15)$$



- Karnaugh Maps (16) -



- Karnaugh Maps (17) -

-of sums expressions by looking

Karnaugh map.


Ea to 0 on the map corresponds to a maxterm.

m for F'.

- The 1s of F' are just the 0s of F.
- Once we have the minimal sum for F', we complement the result by using the generalised De Morgan's theorem (T14), to obtain a ninimal product for F.
- Example: $F = X Y + X \cdot Z + W X$ $F = (X + Y) \cdot (X + Z) \cdot (W + X)$

- Karnaugh Maps (18) -

- Sometimes the output of a function does not matter for certain input combinations, called <u>don't cares</u>.
- Example: A prime-number detector whose 4-bit input N is always a BCD digit. Minterms 10-15 should never occur.
- $F = \sum_{N_3,N_2,N_1,N_0} (1,2,3,5,7) + d(10,11,12,13,14,15)$



- Karnaugh Maps (19) -

(d'S)

or Xs) are included.


d's to be included when circling sets of 1s, to make the sets as large as possible. This reduces the number of variables in the corresponding prime implicants.


d's. Including the corresponding product term in the function would unnecessarily increase its cost.


- The remainder of the procedure is the same.
- In particular, we look for distinguished 1-cells and not for distinguished d-cells.
- We also include only the corresponding essential prime implicants, and any others that are needed to cover all the 1s on the map.

- Karnaugh Maps (20) -

Example: $F = \sum_{A,B,C,D} (4,5,6,8,9,10,13) + d(0,7,15)$








Initial Karnaugh map


Primes around m₄=A' B C' D'


Primes around m₅=A' B C' D

- Karnaugh Maps (21) -

Example continued







Primes around m₁₃=A B C' D'

Primes around 8=A B' C' D'

Essential primes with minimum cover

4. Containation a Pinciples


- Hazards (1) -

glitch is a -duration change in the

hazard exists when a circuit has the possibility of producing a glitch.

A <u>static hazard</u> occurs when it is possible for an

 A <u>dynamic hazard</u> occurs when the output has the potential to change more than once when it





- Hazards (2) -

static- is a pair of input combinations that differ only in one utput

na y occur, during a transition in the differing input variable.

• X = Y1. Z is changing from 1 to 0.






 M thods for eliminating hazards assume that only one input changes ur

Karnaugh map.

- Hazards (3) -

- Karnaugh maps can be used to detect static hazards.
- A well designed 2-level sum-of-products circuit may only have static-1 hazards.
- No single product term covers combinations XYZ=111 and XYZ=110.
- It is possible for the output to glitch momentarily to 0 (if the gate that goes to 0 changes before the gate that goes to 1).
- To eliminate the hazard, an extra AND gate must be included.



- Hazards (4) -

