#### Sistemas Digitais I

LESI - 2° ano

Lesson 7 - Sequential Systems Principles

Prof. João Miguel Fernandes
 (miguel@di.uminho.pt)

Dept. Informática

UNIVERSIDADE DO MINHO ESCOLA DE ENGENHARIA

#### 7. Sequential Circuits

- Combinational vs. Sequential Circuits -

- Logic circuits are classified as combinational or sequential.
- A <u>combinational circuit</u> is one whose outputs depend only on its current inputs. Example: TV channel selector.
- A sequential circuit is one whose outputs depend on its current inputs, but also on the past sequence of inputs. Example: TV channel selector with channel up/down buttons.
- It is impossible to describe the behaviour of a sequential circuit by means of a table that relates inputs with outputs.
- To know where to go next, we need to know where we are now.
- The state of the system must be memorised.

## 7. Sequential Circuits

- The <u>state</u> of a sequential circuit is a collection of <u>state variables</u> whose values contain all the information about the past necessary to account for the circuit's future behaviour.
- In the TV channel example, the current channel number is the current state.
- Given the current state, we can always predict the next state as a function of the inputs.
- In a digital circuit, state variables are binary values.
- A circuit with n binary state variables has 2<sup>n</sup> possible states.
- Sequential circuits are also called <u>finite-state machines</u>.


## 7. Sequential Circuits

- The state changes occur at times specified by a clock signal.
- A clock signal is <u>active high</u> if state changes occur at the clock's rising edge or when the clock is HIGH. Otherwise, it is <u>active low</u>.
- The <u>clock period</u> (T) is the time between successive transitions in the same direction.
- The clock frequency (f) is the reciprocal of the clock period (f=1/T).
- Two types of sequential circuits:
  - <u>Feedback sequential circuits</u> use ordinary gates and feedback loops to obtain memory elements (latches and flip-flops).
  - <u>Clocked synchronous state machines</u> use latches and flip-flops to create circuits that are regulated by a controlling clock signal.

#### 7. Sequential Circuits - Bistable Elements (1) -

- The simplest sequential circuit consists of a pair of inverters forming a feedback loop.
  The circuit is called a <u>bistable</u>, since a digital


analysis shows that it has two stable states.





- If Q is HIGH, the bottom inverter has a LOW output, which forces the top inverter to produce a HIGH output (as assumed initially).
- If Q is LOW, the bottom inverter has a HIGH output, which forces the top inverter to produce a LOW output (as assumed initially).
- We can use a single state variable (signal Q) to describe the state of the circuit. There are 2 possible states, Q=0 and Q=1.


#### 7. Sequential Circuits - Bistable Elements (2) -


- The bistable element is so simple that it has no inputs, so its state cannot be controlled.
- When power is applied to the circuit, it randomly comes up in one state and stays there forever.
- The analysis of the bistable from an analog perspective shows more aspects.
- The bistable is in equilibrium if the input and output voltages of both inverters are constant values consistent with the loop connections and the transfer functions.
















ON



















# 7. Sequential Circuits State Machine Design (1) A finite state machine (FSM) can be formally defined as the quintuple <s, I, O, F, G>, where: s represents the set of states. I represents the set of inputs. O represents the set of outputs.

- F represents the next-state function
- G represents the output function.
- The F function assigns to every pair of state and input combination another state (F:SxI→S).
- The G function determines the output values in the present state.

#### 7. Sequential Circuits - State Machine Design (2) -

- There are 2 types of FSMs, which correspond to 2 different definitions of the output function G.
- For the Moore type, the G function is state-based ( $G: S \rightarrow O$ ).
- An output symbol is assigned to each state of the FSM.
- For the Mealy type, the G function is input-based (G:SxI→O).
- An output symbol is defined by a pair of state and input symbol.
  The FSM model assumes that time is divided into uniform intervals
- and that transitions occur only at the beginning of each time interval.There is a clock signal that defines the time intervals, called clock
- cycles.
- Each FSM model can be implemented with flip-flops and logic gates.






## 7. Sequential Circuits - State Machine Design (5) -


- · The steps to design a clocked synchronous state machine are:
  - Read the natural language description or specification of the system. Draw a state diagram, using mnemonic names for the states.
  - Construct a state/output table.
  - (Optional) Minimise the number of states in the table
  - Choose a set of state variables and assign state combinations to each
  - state.
  - Substitute the state names for the corresponding state combinations in the table
  - Choose a flip-flop type for the state memory.


  - Construct an excitation table that shows the excitation values required to obtain the desired next state for each state/input combination.
  - Derive excitation equations.
  - Derive output equations.

#### 7. Sequential Circuits - State Machine Design (6) -

- Example of a state machine problem:
  - Design a state machine with inputs A and B, and output Z that is 1 if: A had the same value at each of the two previous clock ticks, or
    - B has been 1 since the last time that the first condition was true.
  - Otherwise, the Z output is 0.
- Right now, the meaning of the specification may not be clear.
- The designer has to transform an ambiguous specifications written in natural language into an unambiguous state table.
- The machine is of Moore type, since the output depends only on the current state, that is, what happened in previous clock periods.







#### 7. Sequential Circuits - State Machine Design (10) -

· There are several alternatives to code the 5 states.

	Assignment							
Slute Nome	Gr-Q3	Decomposed Q1-Q3	One-Ast G1-G5	Atmost One-Asi G1-Ot				
INIT	000	CDD	00001	0000				
AD.	001	100	00010	0001				
A1	010	101	00100	0010				
OND	01.1	110	01000	0100				
OKI	190	111	10000	1000				

- The simplest assignment of s coded states is to use the first s binary integers in binary counting order.
- This assignment does not always lead to the simplest excitation equations, output equations and resulting logic circuit.

#### 7. Sequential Circuits - State Machine Design (11) -

- State Machine Design (11) -

- The state assignment has a major impact on circuit cost.
- It may interact with other factors, such as the choice of storage elements and the realisation approach for excitation and output logic.
- How to choose the best state assignment for a given problem?
- In general, the only formal way to find the "BEST" assignment is to try ALL the assignments.
- That is not possible to do by hand!!! For our example, there are 6.720 different ways to assign the 3-bit combinations to the 5 states.
- Designers must rely on practical guidelines to achieve reasonable state assignments.

#### 7. Sequential Circuits - State Machine Design (12) -

Guidelines for state assignment:

- Choose an initial coded state into which the machine can easily be forced at reset (typically, 000...0 or 111...1).
- Minimise the number of state variables that change on each transition.
  Maximise the number of state variables that don't change in a group of related
- states.
  Exploit symmetries in the problem specification and the corresponding symmetries in the state table. If one state or group means almost the same thing as another, once an assignment is established for the first, a similar assignment (differing in one bit) should be used for the second.
- Decompose the set of state variables into individual bits or fields, where each one has a well defined meaning with respect to the input effects or the output behaviour.
- Consider using more than the minimum number of state variables to make possible a decomposed assignment.

## 7. Sequential Circuits - State Machine Design (13) -

Stat

CHD


GI-G3

000

101

110

- Some of the previous guidelines were used in the <u>decomposed state assignment</u>.
- INIT is 000, which is easy to force with the asynchronous CLR input of the flip-flops.
- INIT is never re-entered, once the machine is working. Q1 is used to indicate whether or not the actual state is INIT.
- Q2,Q3 are used to distinguished among the other 4 states.
- Q3 gives the previous value of A.
- Q2 indicates that the condition for a 1 output are satisfied in the current state.



## 7. Sequential Circuits


- State Machine Design (15) -

- There are <u>unused state codes</u> when the number of states is less than
  the number of state variable combinations.
- · How to consider those unused states?
- In a <u>minimal risk approach</u>, it is assumed that the machine may go to an unused state, due to a hardware failure, for example.
- For all the unused states, an explicit transition to a safe state is made.
- In a <u>minimal cost</u> approach, it is assumed that the machine will never enter an unused state.
- The next state entries of the unused states can be marked as "don't cares".

### 7. Sequential Circuits

- State Machine Design (16) -


- A transition table is obtained by substituting the state names by the corresponding code states.
- The transition table shows the next coded state for each combination of current coded state and input.
- For the state machine example, the transition table is obtained by using the decomposed state assignment.
- The next step is to write an <u>excitation</u> <u>table</u> that shows the flip-flop excitation values needed to make the machine go to the desired next coded state.





## 7. Sequential Circuits - State Machine Design (17) -


- The structure and content of the excitation table depend on the type of flip-flop (D, J-K, T, etc.) being used.
- Nowadays, most state-machine designs use D flip-flops, because of their availability in both discrete packages and PLDs, and their ease of use

		4.8				
The characteristic equation of a D flip-flop	919392	60	W.	11	19	2
is: Q* = D.	000	100	100	101	101	Ď
- For D flip flops, the excitation table is	100	110	110	101	101	Đ
<ul> <li>For D flip-flops, the excitation table is</li> </ul>	101	100	100	111	111	Đ
identical to the transition table, except for	110	110	110	111	1.01	1
the labels.	111	100	110	111	ш	1
		CH CS: DS				
			-	and because		_













## 7. Sequential Circuits - State Machine Design (22) -

- State diagrams are often used to design state machines.
- Designing a state diagram is similar, but simpler, to design a state table.
- A state diagram can contain some ambiguities, which is not possible in a state table.
- In an improperly constructed state diagram, the next state for some input combinations may be unspecified, which is undesirable.
- It is also possible that multiple next states exist for the same input . combination.









1.				Jential Machine Des				13
	œ	49	41	Toronthis Supervision	- 104	- qqu	q2+	
DIE		1	9	JLEFT + RIGHT+ HARY	5,01	ú	Ð	ÿ
1015			á.,	LEFT HAT RIGHT	u.	0	6	. 1
1218			0	#AZ + LOFT RIGHT	170	1	0	0
INE.			0	HONT-HAT-LOPT		1	0	. 1
1.1		. 1	1	14Z	42	Ģ	1	1
L1			1	8.42	LRS	1	D	0
12				1.1.2	13		1	. 5
-21		1	τ.	8.42	LPH	1	D	D
UD .		1		1	0.0	a.	D	P
63	4		4	4AZ	FIZ.		1	1
61	+		- t :	14Z	192	1	6	. 2
10	2	1	1	9.4Z	10	1	. 1	0
12	1		1	1 AZ	170	1	0	. 0
10	1	L	α.	1	12.0	6	Ð	D
LRS			a	1	101.5		D	. 0

## 7. Sequential Circuits

- State Machine Design (28) -

- Most of the VHDL features that are needed to support clocked synchronous state machines were already introduced.
- A VHDL process and the simulator's mechanism for tracking signal changes form the basis for handling sequential circuits in VHDL.
- The event attribute can be attached to a signal name to yield a value that is true if the signal has changed value.
- This allows edge-trigger behaviour to be modelled.

## 7. Sequential Circuits - State Machine Design (29) -Positive-edge-triggered D flip-flop with asynchronous clear. The CLR input overrides any behaviour on the CLK input.

- CLK' event is true for any change on CLK.
- Two other ways to construct processes or statements with edge-triggered behaviour.

31.5 cm+ 166	rann: R. etal., Jangi e., 1344 . <b>44</b> 17
part	Vpendolf is (CLU, CLD, D) is CTO_LOGIC; 0. Off: ort STR_JOGIC ); wSPR:
en eluite	state Special products of Special State
Degla.	
	www. W18. C180
Arrest o	
#1. 890	FULLN'I' Mean Q' on 10's QB on 10's all CLE worst and CLES'I' Mean Q in Dy QB on mak Ty 1 St: modern
and Spo	ett jandu
	Freedow
	satis and 1 CLK marsh and CLKs (1)
	$Q := T_{T}$
	and brockers
	Q is I sheet CLE beyond and FLEs'l' size Q: