### Sistemas Digitais I

LESI - 2º ano

Unit 8 - Sequential Design Practices

### João Miguel Fernandes www.di.uminho.pt/~jmf



DEP. DE INFORMÁTICA
ESCOLA DE ENGENHARIA
UNIVERSIDADE DO MINHO

## Sequential Practices

Introduction (1) -

- Just about every real digital system is a sequential system.
- All it takes is one feedback loop, latch or flip-flop to make a circuit's present behaviour to depend on its past inputs.
- We typically deal with digital systems by partitioning them into data paths, registers and control units.
- and connections between them. A typical system has multiple functional units with well-defined interfaces
- Each functional unit may contain a hierarchy with several layers of

### 8. Sequential Practices

Counters (1) -

- The name <u>counter</u> is used for any clocked sequential circuit whose state diagram contains a single cycle.
- number of states in the cycle The modulus of a counter is the
- A counter with m states is called a modulo-m counter.
- used in normal operation. A counter with a non-power-of-2 modulus has extra states that are not

### <u></u> Sequential Practices

- Summary

- Counters
- Shift Registers
- Shift Register Counters

### 8. Sequential Practices

Introduction (2) -

- The heart of any system is usually a state machine.
- During the 80s, designers wrote out state tables by hand and built corresponding circuits using the traditional synthesis methods.
- Today, most state tables are specified with an HDL.
- The HDL compiler then performs the equivalent of the synthesis methods and realizes the machine in a given target technology.


# 8. Sequential Practices


Counters (2) -

- The most common counter is the <u>n-bit binary counter</u>.
- This counter has n flip-flops and has  $2^n$  states, which are visited in the sequence 0, 1, 2,...,  $2^n$ -1, 0, 1, ...

S3

- Each state is encoded as the corresponding n-bit binary
- flops and no other components. An n-bit binary counter can be constructed with just n flip
- changes from 1 to 0. Each bit of the counter toggles when the preceding bit
- The counter is called a ripple counter because the carry information ripples from the LSB to the MSB.





# 8. Sequential Practices


- Counters (3) -

- Although a ripple counter requires fewer components than any other type of counter, it is also slower.
- In the worst case, when the MSB must change, the output is not valid until time n.trQ after the rising edge of clock. (trQ is the propagation delay from input to output of a T flip-flop).
- A synchronous counter connects all of its flip-flop clock inputs to the
- same common CLK signal. • Thus, all of the flip-flops outputs change at the same time, after only  $\mathsf{t}_{\mathsf{TQ}}$

# 8. Sequential Practices

- Counters (4) -


- This requires the use of T flip-flops with enable input.
- The output toggles on the rising edge of the T only if EN is asserted
- Each T flip-flop toggles if CNTEN is asserted and all the lower-order bits are 1.
- A synchronous n-bit binary counter can be built with a fixed amount of logic per bit.
  In this case, a T flip-flop with enable and a 2-
- In this case, a 1 flip-flop with enable and a input AND gate.
- The counter is a <u>synchronous serial counter</u> because the enable signals propagate serially from the LSB to the MSB.



# 8. Sequential Practices

Counters (5)

- If the clock period is too short, there may be no time for a change in the LSB to propagate to the MSB.
- This problem is eliminated if each EN input is driven by a dedicated AND gate (1-level of logic).
- This is a <u>synchronous parallel counter.</u>
- It is the fastest binary counter structure



# 8. Sequential Practices

- Counters (6)

binary counter

74x163 is a synchronous 4-bit

RCO=1 when all count bits are

1 and ENT is asserted

| 2<br>7<br>0<br>6<br>6        |       |
|------------------------------|-------|
| 2 CLK CLR ENP ENP ENT DE CLR | 74    |
| QA<br>QB<br>QC<br>QD<br>RCO  | 4x163 |
| 14<br>11<br>15               |       |
|                              |       |

| CLR_L LD_L ENT | ENP | g | 3   | 2 | 8 | ĝ | °C* | OR. | 3   |
|----------------|-----|---|-----|---|---|---|-----|-----|-----|
|                |     |   | 5   | ŝ | • |   |     | 1   | QA* |
| ×              | ×   | × | ×   | × | × | 0 | 0   | 0   | 0   |
| ×              | ×   | × | ×   | × | × | D | С   | œ   | A   |
| 0              | ×   | × | ×   | × | × | 8 | QC  | æ   | Q   |
| ×              | 0   | × | ×   | × | × | 8 | QC  | QB  | Q   |
| _              | -   | 0 | 0   | 0 | 0 | 0 | 0   | 0   | -   |
| -              | -   | 0 | 0   | 0 | _ | 0 | 0   | -   | 0   |
| -              | _   | 0 | 0   | - | 0 | 0 | 0   | -   | -   |
| -              | -   | 0 | 0   | - | - | 0 | -   | 0   | 0   |
| _              | -   | 0 | -   | 0 | 0 | 0 | -   | 0   | -   |
| -              | _   | 0 | -   | 0 | - | 0 | _   | -   | 0   |
| -              | _   | 0 | -   | - | 0 | 0 | _   | -   | _   |
| -              | _   | 0 | -   | - | - | - | 0   | 0   | 0   |
| -              | -   | - | 0   | 0 | 0 | - | 0   | 0   | -   |
| -              | -   | _ | 0   | 0 | _ | _ | 0   | -   | 0   |
| -              | _   | - | 0   | - | 0 | _ | 0   | -   | _   |
| _              | -   | - | 0   | - | - | - | -   | 0   | 0   |
| _              | -   | - | -   | 0 | 0 | - | -   | 0   | -   |
| -              | -   | - | -   | 0 | - | _ | -   | -   | 0   |
| -              | _   | - | -   | - | 0 | - | -   | -   | -   |
| _              | _   | - | -   | - | - | 0 | 0   | 0   | 0   |
|                |     |   | × × |   |   |   |     |     |     |

# 8. Sequential Practices

- Counters (7) -

```
library IEEE;
use IEEE.std_logic_arth.all;
use IEEE.std_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_l
```

# 8. Sequential Practices

- Counters (8)


A circuit that counts in excess-3 (3, 4, ... 12, 3, ....

```
architecture V74xs3_arch of V74x163 is
signal IQ: UNSIGNED (3 downto 0);
begin
process (CLK, ENT, IQ)
begin
if CLK'event and CLK='1' then
if CLK'event and ENT IQ <= (others => '0');
elsif ID_L='0' then IQ <= D;
elsif (ENT and ENP)='1' and (IQ=12) then IQ <= ('0','0','1','1');
end if;
end if;
end if;
if (IQ=12) and (ENT='1') then RCO <= '1';
else RCO <= '0';
end if;
o <= IQ;
end process;
end v74xs3_arch;</pre>
```

#### Ö Sequential Practices

Shift Registers (1) -


- A shift register is an n-bit register with a provision for shifting the stored data by one position at each clock pulse.
- A <u>serial-in serial-out shift register</u> has one input (SERIN) and one output (SEROUT).
- shifted into one end, at each clock tick. The SERIN input specifies a new bit to be
- clock tick and is lost one tick later. That bit appears at the SEROUT output after n
- An n-bit serial-in serial-out shift register can be used to delay a signal by n clock ticks



### 00 Sequential Practices


Shift Registers (2) -

- A <u>serial-in parallel-out shift register</u> has outputs for all of its stored bits, making them
- serial-to-parallel conversions. Such a shift register can be used to perform
- Conversely, it is possible to build a parallel-in serial-out shift register.



#### ထု Sequential Practices

Shift Registers (3) -



- unidirectional because they shift in These 8-bit shift registers are only one direction.
- device with an asynchronous clear The '164 is a serial-in, parallel-out
- clear input device, also with an asynchronous The '166 is a parallel-in, parallel-out



### Sequential Practices

Shift Registers (4) -

- The 74x194 is an MSI 4-bit bidirectional, parallel-in parallel-out shift register.
- control input. be shifted in either of two directions, depending on a This shift register is bidirectional because its contents may

2 2 3 A B B C C C R R N

8888

previous ones. because it can be made to function like the less genera The '194 is sometimes called an universal shift register


|             | Inputs | uts |     | Next state | state |          |
|-------------|--------|-----|-----|------------|-------|----------|
| Function    | S1 S0  | SO  | QA+ | QB*        | QC*   | $QD^{o}$ |
| Hold        | 0      | 0   | QA  | QB         | 8     | Q        |
| Shift right | 0      | _   | RN  | QA         | QB    | 8        |
| Shift left  | _      | 0   | QB  | 8          | 8     | Ē        |
| Load        | -      | -   | ×   | В          | c     | 0        |
|             |        |     |     |            |       |          |

# Sequential Practices

<u></u>

- Shift Register Counters (1) -


- whose diagram is cyclic. combinatorial logic to form a state machine A shift register can be combined with
- Such a circuit is called a shift-register
- Unlike a binary counter, a shift-register counter does not count in order, but it is useful in many control applications
- states, and is called a ring counter bit shift register to obtain a counter with n The simplest shift-register counter uses an n-
- A 4-bit ring counter can be obtained with a 74x149



### <u></u> Sequential Practices


- Shift Register Counters (2)

- When RESET is asserted, it loads 0001 (initial state)
- The circuit performs normally a shift left.
- it stays off it This circuit is not robust. If the counter somehow gets off the normal cycle




#### <u>c</u> Sequential Practices - Shift Register Counters (3) -

- A self-correcting counter is designed so that all abnormal states have transitions leading to normal states.
- A 4-bit ring counter can be obtained with a 74x149 and a NOR gate.
- The NOR gate is used to feed a 1 into LIN, only when the 3 LSBs are 0.



#### <u></u> Sequential Practices

- Shift Register Counters (4) -



- All abnormal states lead back into the normal cycle
- Regardless of the reached state, state 0001 is reached within 4 clock cycles, so a RESET signal is not necessarily required.