

Master Informatics Eng.

2019/20

A.J.Proença

Concepts from undegrad Computer Systems


(most slides are borrowed, mod's in green)

Parallel Computing



Concepts from undegrad Computer Systems

- most slides are borrowed from




and some from

Computer Systems

A Programmer's Perspective

(Beta Draft)



Randal E. Bryant David R. O'Hallaron

August 1, 2001

more details at http://gec.di.uminho.pt/miei/sc/

Background for Advanced Architectures




Key concepts to revise:

- numerical data representation (for error analysis)
- ISA (Instruction Set Architecture)
- how C compilers generate code (a look into assembly code)
 - how scalar and structured data are allocated
 - how control structures are implemented
 - how to call/return from function/procedures
 - what architecture features impact performance
- Improvements to enhance performance in a <u>single CPU</u>
 - ILP: pipeline, multiple issue, ...
 - data parallelism: SIMD/vector processing, ...
 - · thread-level parallelism
 - · memory hierarchy: cache levels, ...


A hierarquia de cache em arquiteturas multicore



As arquiteturas *multicore* mais recentes:




Lançamento da Intel em 2012: Sandy/Ivy Bridge (8-core)




Intel in 2016: Broadwell-EP Xeon (22-core)



Intel® Xeon® Processor E5 v4 Product Family HCC





Intel new Phi in 2016: KNL with 72 cores




MCDRAM

MCDRAM

Omni-path not shown


Knights Landing Overview

TILE CHA 2 VPU 2 VPU 1MB L2 Core Core




Memory Modes

Three Modes, Selected at boot



Cache Mode

Flat Mode 16GB **MCDRAM Physical Address** DDR



AJProença, Parallel Computing, MiEI, UMinho, 2019

misc


Package

MCDRAM

MCDRAM


Internal x86 roadmap






Processadores Intel x86 versus ARM





Key textbook in Advanced Architecture



Computer Architecture, 5th Edition

Hennessy & Patterson

Table of Contents

Printed Text

- Chap 1: Fundamentals of Quantitative Design and Analysis
- Chap 2: Memory Hierarchy Design
- Chap 3: Instruction-Level Parallelism and Its Exploitation
- Chap 4: Data-Level Parallelism in Vector, SIMD, and GPU Architectures
- Chap 5: Multiprocessors and Thread-Level Parallelism
- Chap 6: The Warehouse-Scale Computer
- App A: Instruction Set Principles
- App B: Review of Memory Hierarchy
- App C: Pipelining: Basic and Intermediate Concepts

Online

- App D: Storage Systems
- App E: Embedded Systems
- App F: Interconnection Networks
- App G: Vector Processors
- App H: Hardware and Software for VLIW and EPIC
- App I: Large-Scale Multiprocessors and Scientific Applications
- App J: Computer Arithmetic
- App K: Survey of Instruction Set Architectures
- App L: Historical Perspectives

Recommended textbook (1)




Table of Contents

Section I: Knights Landing.

Chapter 1: Introduction

Chapter 2: Knights Landing Overview

Chapter 3: Programming MCDRAM and Cluster Modes

Chapter 4: Knights Landing Architecture

Chapter 5: Intel Omni-Path Fabric

Chapter 6: uarch Optimization Advice

Section II: Parallel Programming

Chapter 7: Programming Overview for Knights Landing

Chapter 8: Tasks and Threads

Chapter 9: Vectorization

Chapter 10: Vectorization Advisor

Chapter 11: Vectorization with SDLT

Chapter 12: Vectorization with AVX-512 Intrinsics

Chapter 13: Performance Libraries

Chapter 14: Profiling and Timing

Chapter 15: MPI

Chapter 16: PGAS Programming Models

Chapter 17: Software Defined Visualization

Chapter 18: Offload to Knights Landing

Chapter 19: Power Analysis

Section III: Pearls


Chapters 20-26: Results on LAMMPS, SeisSol, WRF,

N-Body Simulations, Machine Learning,

Trinity mini-applications and QCD are discussed.



Recommended textbook (2)



Contents

- 1 Introduction
- 2 History of GPU Computing
- 3 Introduction to Data Parallelism and CUDA C
- 4 Data-Parallel Execution Model
- **5 CUDA Memories**
- 6 Performance Considerations
- 7 Floating-Point Considerations
- 8 Parallel Patterns: Convolution
- 9 Parallel Patterns: Prefix Sum
- 10 Parallel Patterns: Sparse Matrix-Vector Multiplication
- 11 Application Case Study: Advanced MRI Reconstruction
- 12 Application Case Study: Molecular Visualization and Analysis
- 13 Parallel Programming and Computational Thinking
- 14 An Introduction to OpenCL
- 15 Parallel Programming with OpenACC
- 16 Thrust: A Productivity-Oriented Library for CUDA
- 17 CUDA FORTRAN
- 18 An Introduction to C11 AMP
- 19 Programming a Heterogeneous Computing Cluster
- 20 CUDA Dynamic Parallelism
- 21 Conclusion and Future Outlook

SOD: Chapter 1 — Computer Abstractions and Technology

Understanding Performance

人入

- Algorithm + Data Structures
 - Determines number of operations executed
 - Determines how efficient data is assessed
- Programming language, compiler, architecture
 - Determine number of machine instructions executed per operation
- Processor and memory system
 - Determine how fast instructions are executed
- I/O system (including OS)
 - Determines how fast I/O operations are executed

COD: Chapter 1 — Computer Abstractions and Technology

Response Time and Throughput

人入

- Response time
 - How long it takes to do a task
- Throughput
 - Total work done per unit time
 - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
 - Replacing the processor with a faster version?
 - Adding more processors?
- We'll focus on response time for now...

CPU Time (single-core)

八入

CPU Time = CPU Clock Cycles × Clock Cycle Time

= CPU Clock Cycles

Clock Rate

- Performance improved by
 - Reducing number of clock cycles
 - Increasing clock rate
 - Hardware designer must often trade off clock rate against cycle count

Instruction Count and CPI

人入

Clock Cycles = Instruction Count \times Cycles per Instruction

CPU Time = Instruction Count \times CPI \times Clock Cycle Time $= \frac{Instruction Count \times CPI}{Clock Rate}$

- Instruction Count, LC, for a program
 - Determined by program, ISA and compiler
- Average cycles per instruction (<u>CPI</u>)
 - Determined by CPU hardware
 - If different instructions have different CPI
 - Average CPI affected by instruction mix

COD: Chapter 1 — Computer Abstractions and Technology

Performance Summary (single-core)

众入

The BIG Picture

 $CPU Time = \frac{Instructions}{Program} \times \frac{Clock \ cycles}{Instruction} \times \frac{Seconds}{Clock \ cycle}$

- Performance depends on
 - Algorithm: affects IC, possibly CPI
 - Programming language: affects IC, CPI
 - Compiler: affects IC, CPI
 - Instruction set architecture: affects IC, CPI, T_c
 - Processor design: ILP, memory hierarchy, ...

The BIG Picture

- Pipelining improves performance by increasing instruction throughput
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
- Subject to hazards
 - Structure, data, control
- Instruction set design affects complexity of pipeline implementation


Does Multiple Issue Work?

The BIG Picture

- Yes, but not as much as we'd like
- Programs have real dependencies that limit ILP
- Some dependencies are hard to eliminate
 - e.g., pointer aliasing
- Some parallelism is hard to expose
 - Limited window size during instruction issue
- Memory delays and limited bandwidth
 - Hard to keep pipelines full
- Speculation can help if done well

Memory Hierarchy Levels





- Block (aka line): unit of copying
 - May be multiple words
- If accessed data is present in upper level
 - Hit: access satisfied by upper level
 - Hit ratio: hits/accesses
- If accessed data is absent
 - Miss: block copied from lower level
 - Time taken: miss penalty
 - Miss ratio: misses/accesses
 = 1 hit ratio
 - Then accessed data supplied from lower level

The Memory Hierarchy



The BIG Picture

- Common principles apply at all levels of the memory hierarchy
 - Based on notions of caching
- Decisions at each level in the hierarchy
 - Block placement
 - Finding a block
 - Replacement on a miss
 - Write policy

COD: Chapter 5 — Large and Fast: Exploiting Memory Hierarchy

Multilevel Caches

人入

- Primary cache private to CPU/core
 - Small, but fast
- Level-2 cache services misses from primary cache
 - Larger, slower, but still faster than main memory
- High-end systems include L3 cache
- Main memory services L2/3 cache misses

Memory Hierarchy



