SPMD - CUDA GPU Programming

Joao Barbosa Week 2, March 2021




Why do we care about General Purpose GPUs?

Brief history of the GPU

Programming and Execution model

More advanced concepts



Why do we care about General Purpose GPUs?

Performance Trends




Figure: FLOPS (source NVidia)




Figure: Memory bandwidth (source NVidia)



NVidia G70 - Pre-GPGPU Programable




Figure: NVidia G70 Architectural diagram (source NVidia)

NVidia G80 - GPGPU Programable




Figure: NVidia G80 Architectural diagram (source NVidia)

November 2006 - NVidia launched the G80 Architecture

SPMD¹ CUDA GPU Programming (D.Barbosa) ified Device Architecture (NVidia)

NVidia G80 - GPGPU Programable




Figure: NVidia G80 Architectural diagram (source NVidia)

August 2009 - OpenCL 1.0 - Open Computing Language (Apple)

SPMD¹ CUDA GPU Programming (J. Barbosa) omputing Language (Khronos Group) 7/56

Latest NVidia - Volta GV100 GPU




SPMD - CUDA GPU Programming (J. Barbosa) Architectural diagram ¹

NVidia - Volta GV100 GPU Stream Multiprocessor Stream Multiprocessor

- 128 KB L1/Shared memory
- 32 Double precision units
- 64 Single precision units
- 64 Scalar cores
- 8 mixed-precision Tensor Cores

D = A.B + Cwhere A,B, C and D are 4x4 Matrices







Figure: Abstract CPU and GPU Architecture diagrams (source NVidia)

- Minimize latency of a single thread
 - Larger on chip cache
 - Complex logic (e.g. branch prediction)
- Complex cores → Lower core count

SPMD - CUDA GPU Programming (J. Barbosa)

- Maximize throughput of all threads
 - Lots of resources
 - Simpler cores
 - Smaller caches
 - Control shared across multiple threads (warp)

Simpler cores → Higher core clouse





Caveat

- We are going to use the CUDA programming and execution model from NVidia.
- The other common portable programming and execution model is OpenCL, which is similar to CUDA minor some names and syntax changes.
- Microsoft as its own, called Direct Compute, but it is similar to CUDA and OpenCL
- OpenCL and Direct Computed can be used in all GPUs brands (CPUs also for OpenCL) not just NVidia.

CUDA - Compute Unified Device Architecture

Both an architecture and programming model


- Architecture and execution model
 - Introduced in NVIDIA in 2007
 - Get highest possible execution performance requires understanding of hardware architecture
- Programming model
 - Small set of extensions to C / C++
 - Enables GPUs to execute programs written in C / C++
 - Within C programs, call SIMT "kernel" routines that are executed on GPU.

CUDA - Programming and Execution model


host The CPU and its memory (host memory)


device The GPU and its memory (device memory)

kernel The computational payload called from the host to be executed on the device



Copy data from the host to the Device






Invoke the kernel on the host

Copy data from the device to the host

CUDA - Thread Hierarchical Model

- Thread ► Unique ID Block (3 dimensions)
 - Threads within the same block can cooperate
 - Threads within the same block execute the same code
 - Grid (2 dimensions)
 - Blocks are organized into a grid
 - Blocks **cannot** cooperate



Thread/Block Hierarchy transparency




- Blocks can be assigned arbitrarily to any processor
- Increase scalability to GPU architecture design

Blocks must be independent for this reason, to accommodate various GPU architectures

Figure: source: NVidia

CUDA - Memory Model - Scope

- Thread
 - R/W Registers
 - Local memory
- Block
 - Shared memory
- Grid (Host also)
 - Device memory [RW]
 - Constant memory [RO]
 - Texture Memory [RO]



CUDA - Memory Model




Figure: Memory Model (source NVidia)

Device Memory

- Communication between host and device
- Content visible to all threads
- Long latency access
- Shared Memory
 - Low latency access [L1 Cache Level]
 - Used for intra-block / inter-thread cooperation

CUDA - Execution Model

Thread Block

- Schedule until completion on the same Steam Multiprocessor (SM)
- Max 1024 threads (pre-Volta)

🕨 Warp

- 32 threads of the same warp
- Shared the same program counter (pre-Volta)
- Scheduled Interleaved in the SM



Figure: Warp Execution Model (source NVidia)

CPU - Vector Add


```
void vectoradd(float* a, float* b, float* c, int N) {
  for(int i = 0; i < N; i++) {
     c[i] = a[i] + b[1];
  }
}
int main(int argc, char* argv[]) {
   int N = 32;
  float* a = (float*)malloc(N*sizeof(float);
  float* b = (float*)malloc(N*sizeof(float);
  float* c = (float*)malloc(N*sizeof(float);
  vectoradd(a,b,c,N);
  // do something with c
  free(a); free(b), free(c);
}</pre>
```

GPU / CUDA - Vector Add

```
global void vectoradd(float* a, float* b, float* c, int N) {
 int i = blockIdx.x * blockDim.x + threadIdx.x
 c[i] = a[i] + b[1];
int main(int argc. char* argv[]) {
 int N = 32:
 float * a. *b. *c:
 cudaMallocManaged(&a, N*sizeof(float));
 cudaMallocManaged(&b, N*sizeof(float)):
 cudaMallocManaged(&c, N*sizeof(float));
 vectoradd <<<
 1. /* grid configuration */
 N /* block configuration */
 >>>(a,b,c,N):
 // do something with c
 cudaFree(a); cudaFree(b), cudaFree(c);
```

GPU / CUDA - Vector Add - Defining block size and number of blocks

```
global void vectoradd(float* a, float* b, float* c, int N) {
 int i = blockIdx.x * blockDim.x + threadIdx.x
 c[i] = a[i] + b[1];
int main(int argc. char* argv[]) {
 int N = 1 << 32;
 float * a. *b. *c:
 cudaMallocManaged(&a. N*sizeof(float)):
 cudaMallocManaged(&b, N*sizeof(float)):
 cudaMallocManaged(&c, N*sizeof(float));
 int thread block size = 1024:
 int number of blocks = (int)ceil(float(N) / thread block size) :
 vectoradd<<<<number of blocks.thread block size>>>(a.b.c.N):
 // do something with c
 cudaFree(a): cudaFree(b). cudaFree(c):
```





optimization and advanced concepts

- Thread Divergence
- Memory Coalescing
- Shared Memory
- Shared Memory Bank Conflicts


Ilustrated using an reduction example

(based of original reduction example material by Mark Harris from NVidia)

Parallel reduction²

- Important data paralel primitive
- Easy to Implement but hard to get right
- Hits almost all the major bottlenecks, we will implement incrementally


SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 25/56



- Tree based computation inside each thread block
- Each thread block only does a partial reduction (MAX. threads per block 2048)
- Requires multiple thread block
 - to process large values of N
 - to increase occupancy of the GPU (maintain all SMs busy)

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 26/56

Parallel reduction ⁴




- Requires multiple thread block
- Problem: How do we communicate results between blocks?
 - thread block execution is independent
 - only warps can be synchronized inside a thread block

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 127/56.

Parallel reduction ⁵

- **Up** to the kernel
 - After Volta it does have but we will see bellow (caveat: read white paper for details)
- With global synchronize the parallel pattern is easy to implement
 - thread blocks compute the partial result
 - once all thread blocks reach barrier, continue recursively
- CUDA (exception after Volta) has no global sync, why?
 - Expensive to build in GPU with high core count
 - Forces programmer to use less thred blocks (no more than # multiprocessors * # resident blocks / multiprocessor) to avoid deadlock, which may reduce overall efficiency
- Solution: decompose into multiple kernels
 - kernel launch serves as a global synchronization
 - kernel launch is cheap (low HW and SE overhead)

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 28/56.



Problem: How do we communicate results between blocks?

- Solution: decompose into multiple kernels
 - natural global synchronizatio
 - same kernel code at recursively lower values of N


SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 29/56.

Parallel reduction ⁷

Our goals should always be to:

- Achieve peak GPU performance
 - TFlops : compute bound kernels
 - GB/s : bandwidth bound kernels
- Parallel reduction is a compute bound kernel
 - Only one arithmetic operation per loaded element (in this case 2)
 - Goal peak bancdwith
- We are using maverick with a Tesla k40m
 - SP : 4.29 TFlops peak | DP : 1.42 TFlops peak
 - DRAM : 240 GB/s

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 39/56.



SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 131/56.

Parallel reduction 9. Interleaved Addressing

```
global void reduce0(int *idata, int *odata) {
 // Shared memory reservation done on kernel call
 extern shared int sdata []:
 // each thread loads one element from global to shared mem
 unsigned int tid = threadIdx.x:
 unsigned int i = blockIdx.x*blockDim.x + threadIdx.x:
 // Copy data to shared memory
 sdata[tid] = idata[i]:
 // Make sure all threads (wraps) reach this point
 syncthreads():
 // do reduction in shared mem
 for(unsigned int s=1: s < blockDim.x: s *= 2) {</pre>
    if (tid \% (2*s) == 0) {
     sdata[tid] += sdata[tid + s]:
   __syncthreads();
 // write result for this block to global mem
 if (tid == 0) odata[blockIdx.x] = sdata[0];
```

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 32/56

Parallel reduction ¹⁰: Interleaved Addressing


Reduction kernel
implementationTime (222)Bandwith (222)SpeedupInterleaved Addressing with
divergence0.9941 ms15.72 GB/sN/AN/A

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 83/56

Parallel reduction ¹¹: Interleaved Addressing


```
// do reduction in shared mem
for(unsigned int s=1; s < blockDim.x; s *= 2) {
    if (tid % (2*s) == 0) {
        sdata[tid] += sdata[tid + s];
    }
    __syncthreads();
}</pre>
```

- Highly divergente code
- Half of the threads don't do anything



SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 34/56.


Parallel reduction ¹²: Thread divergence



What happens if the threads within the warp diverge?

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 35/56.

Parallel reduction ¹²: Thread divergence




What happens if the threads within the warp diverge?

- 1. Marks as active all threads on Path A
- 2. Executes warp

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 35/56.

Parallel reduction ¹²: Thread divergence



What happens if the threads within the warp diverge?

- 1. Marks as active all threads on Path A
- 2. Executes warp
- 3. Marks as active all threads on Path B
- 4. Executes warp

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 35/56.

Parallel reduction ¹³: Interleaved Addressing without divergence

```
Just replace divergent branch in inner loop:
```


```
// do reduction in shared mem
for(unsigned int s=1; s < blockDim.x; s *= 2) {
    if (tid % (2*s) == 0) {
        sdata[tid] += sdata[tid + s];
    }
    ___syncthreads();
}</pre>
```

With strided index and non-divergent branch:

```
for (unsigned int s=1; s < blockDim.x; s *= 2) {
    int index = 2 * s * tid;
    if (index < blockDim.x) {
        sdata[index] += sdata[index + s];
    }
    ___syncthreads();
}</pre>
```

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 36/56.

Parallel reduction ¹⁴: Interleaved Addressing




SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 137/56.


Parallel reduction ¹⁵: Interleaved Addressing


Reduction kernel implementation	Time (2 ²²)	Bandwith (2 ²²)	Speedup	
Interleaved Addressing with divergence	0.9941 ms	15.72 GB/s	N/A	N/A
Interleaved Addressing without divergence	0.6215 ms	25.14 GB/s	1.60	1.60


SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 38/56.



Problem: Shared memory bankconflict SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 8%56a








Reversed loop and threadID-based indexing:

```
for (unsigned int s=blockDim.x/2; s>0; s>>=1) {
    if (tid < s) {
        sdata[tid] += sdata[tid + s];
    }
    ___syncthreads();
}</pre>
```

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 42/56.



SPMD - CUDA GPU Programming (J. Barbosa)

Parallel reduction ²¹: Sequential Addressing

Reduction kernel implementation	Time (2 ²²)	Bandwith (2 ²²)	Speedup	
Interleaved Addressing with divergence	0.9941 ms	15.72 GB/s	N/A	N/A
Interleaved Addressing without divergence	0.6215 ms	25.14 GB/s	1.60	1.60
Sequential Addressing	0.2588 ms	60.38 GB/s	1.00	1.61

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 44/56.

Parallel reduction ²²: Sequencial Addressing

```
for (unsigned int s=blockDim.x/2; s>0; s>>=1) {
    if (tid < s) {
        sdata[tid] += sdata[tid + s];
    }
    ___syncthreads();
}</pre>
```

Problem: Loosing half of the threads in a warp

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 45/56.

Parallel reduction ²³: First Add During Load

Solution: Halve the number of blocks, and replace single load

```
// each thread loads one element from global to shared mem
unsigned int tid = threadIdx.x;
unsigned int i = blockIdx.x*blockDim.x + threadIdx.x;
sdata[tid] = g_idata[i];
__syncthreads();
```

Reversed loop and threadID-based indexing

```
// perform first level of reduction,
// reading from global memory, writing to shared memory
unsigned int tid = threadIdx.x;
unsigned int i = blockIdx.x*(blockDim.x*2) + threadIdx.x;
sdata[tid] = g_idata[i] + g_idata[i+blockDim.x];
__syncthreads();
```

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 46/56.

Parallel reduction ²⁴: First Add During Load

Reduction kernel implementation	Time (2 ²²)	Bandwith (2 ²²)	Speedup	
Interleaved Addressing with	0.9941 ms	15.72 GB/s	N/A	N/A
divergence				
Interleaved Addressing	0.6215 ms	25.14 GB/s	1.60	1.60
without divergence				
Sequential Addressing	0.2588 ms	60.38 GB/s	1.00	1.61
First Add During Load	0.1915 ms	81.59 GB/s	2.39	3.84

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 47/56.

Parallel reduction ²⁵: So far

We optimized bandwith to X GB/s

- Optimization
 - Removed thread Divergence
 - Removed shared memory bank conflict
- What are we missing?
 - We know reduction has low arithmetic intensity.
 - How about address arithmetic and loop overhead?
- Strategy: unroll loops

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 48/56.

Parallel reduction ²⁶: So far

- As reduction proceeds, # "active" threads decreases
 - When $s \leq 32$, we have only one warp left
 - Instructions are SIMT synchronous within a warp
- That means when $s \leq 32$:
 - We don't need to __syncthreads()
 - ▶ We don't need *if* (*tid* < *s*) because it doesn't save any work

Parallel reduction ²⁷: Loop unroll

```
__device__ void warpReduce(volatile int* sdata, int tid) {
   sdata[tid] += sdata[tid + 32];
   sdata[tid] += sdata[tid + 16];
   sdata[tid] += sdata[tid + 8];
   sdata[tid] += sdata[tid + 4];
   sdata[tid] += sdata[tid + 2];
   sdata[tid] += sdata[tid + 1];
}
```

Reversed loop and threadID-based indexing

```
for (unsigned int s=blockDim.x/2; s>32; s>>=1) {
    if (tid < s)
      sdata[tid] += sdata[tid + s];
    ___syncthreads();
}
if (tid < 32) warpReduce(sdata, tid);</pre>
```

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 59/56.

Parallel reduction ²⁸: Loop Unroll

Reduction kernel implementation	Time (2 ²²)	Bandwith (2 ²²)	Speedup	
Interleaved Addressing with divergence	0.9941 ms	15.72 GB/s	N/A	N/A
Interleaved Addressing without divergence	0.6215 ms	25.14 GB/s	1.60	1.60
Sequential Addressing	0.2588 ms	60.38 GB/s	1.00	1.61
First Add During Load	0.1915 ms	81.59 GB/s	2.39	3.84
Loop Unroll	0.1915 ms	81.59 GB/s	1.35	5.19

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 151/56.

Parallel reduction ²⁹: So far

- If we knew the number of iterations at compile time, we could completely unroll the reduction
 - Set the GPU thread block size to 512 threads
 - Also, we are sticking to power-of-2 block sizes
- So we can easily unroll for a fixed block size
 - But we need to be generic how can we unroll for block sizes that we don't know at compile time?
- Templates to the rescue!
 - CUDA supports C++ template parameters on device and host functions

Parallel reduction ³⁰: Complete Unroll / Static Unroll

```
Template <unsigned int blockSize>
__device__ void warpReduce(volatile int* sdata, int tid) {
    if (blockSize >= 64) sdata[tid] += sdata[tid + 32];
    if (blockSize >= 32) sdata[tid] += sdata[tid + 16];
    if (blockSize >= 16) sdata[tid] += sdata[tid + 8];
    if (blockSize >= 8) sdata[tid] += sdata[tid + 4];
    if (blockSize >= 4) sdata[tid] += sdata[tid + 2];
    if (blockSize >= 2) sdata[tid] += sdata[tid + 1];
}
```

```
template <unsigned int blockSize> __global__ void reduce5(int *idata, int *odata) {
  (...)
  if (blockSize >= 512) { if (tid < 256) { sdata[tid] += sdata[tid + 256]; } __syncthreads(); }
  if (blockSize >= 256) { if (tid < 128) { sdata[tid] += sdata[tid + 128]; } __syncthreads(); }
  if (blockSize >= 128) { if (tid < 64) { sdata[tid] += sdata[tid + 64]; } __syncthreads(); }
  if (tid < 32) warpReduce<blockSize>(sdata, tid);
  (...)
}
```

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 53/56.

Parallel reduction ³¹: Complete Unroll / Static Unroll

switch (threads)

case 512. reduce5<512><<< dimGrid, dimBlock, smemSize >>>(d idata, d odata): break: case 256: reduce5<256><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break; case 128: reduce5<128><<< dimGrid, dimBlock, smemSize >>>(d idata, d odata); break; case 64: reduce5< 64><<< dimGrid, dimBlock, smemSize >>>(d idata, d odata): break: case 32: reduce5< 32><<< dimGrid, dimBlock, smemSize >>>(d idata, d odata); break: case 16: reduce5< 16><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break; case 8: reduce5< 8><<< dimGrid, dimBlock, smemSize >>>(d idata, d odata): break: case 4. reduce5< 4><<< dimGrid. dimBlock. smemSize >>>(d idata. d odata): break: case 2: reduce5< 2><<< dimGrid, dimBlock, smemSize >>>(d idata, d odata): break: case 1: reduce5< 1><<< dimGrid. dimBlock. smemSize >>>(d idata. d odata): break:

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 54/56.

Parallel reduction ³²: Complete Unroll / Static Unroll

Reduction kernel implementation	Time (2 ²²)	Bandwith (2 ²²)	Speedup	
Interleaved Addressing with divergence	0.9941 ms	15.72 GB/s	N/A	N/A
Interleaved Addressing without divergence	0.6215 ms	25.14 GB/s	1.60	1.60
Sequential Addressing	0.2588 ms	60.38 GB/s	1.00	1.61
First Add During Load	0.1915 ms	81.59 GB/s	2.39	3.84
Loop Unroll	0.1915 ms	81.59 GB/s	1.35	5.19
Static Unroll	0.1753 ms	89.15 GB/s	1.09	5.67

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 55/56.

Parallel reduction ³³: Complete Unroll / Static Unroll

SPMD - CUDA GPU Programming (J. Barbosa) duction example material by Mark Harris from 56/56.

Thank you

SPMD - CUDA GPU Programming (J. Barbosa)

